OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc3/] [or1ksim/] - Rev 826

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
826 or32-uclinux target added markom 8116d 18h /or1k/tags/stable_0_2_0_rc3/or1ksim/
823 Added configuration parameter for specifying stdout file filename. ivang 8117d 14h /or1k/tags/stable_0_2_0_rc3/or1ksim/
821 ugly bug with duplicate redefined i removed markom 8119d 15h /or1k/tags/stable_0_2_0_rc3/or1ksim/
819 Physical address bug fixed. simons 8122d 13h /or1k/tags/stable_0_2_0_rc3/or1ksim/
815 Elf support added. simons 8123d 08h /or1k/tags/stable_0_2_0_rc3/or1ksim/
808 Elf support added. simons 8123d 18h /or1k/tags/stable_0_2_0_rc3/or1ksim/
807 sched files moved to support dir markom 8124d 21h /or1k/tags/stable_0_2_0_rc3/or1ksim/
806 uart now partially uses scheduler markom 8124d 21h /or1k/tags/stable_0_2_0_rc3/or1ksim/
805 kbd, fb, vga devices now uses scheduler markom 8124d 22h /or1k/tags/stable_0_2_0_rc3/or1ksim/
804 memory regions can now overlap with MC -- not according to MC spec markom 8125d 15h /or1k/tags/stable_0_2_0_rc3/or1ksim/
802 Cache and tick timer tests fixed. simons 8129d 20h /or1k/tags/stable_0_2_0_rc3/or1ksim/
801 l.muli instruction added markom 8131d 16h /or1k/tags/stable_0_2_0_rc3/or1ksim/
799 Wrapping around 512k boundary to simulate real hw. simons 8136d 07h /or1k/tags/stable_0_2_0_rc3/or1ksim/
766 Color bits position changed. simons 8139d 13h /or1k/tags/stable_0_2_0_rc3/or1ksim/
744 Some changes and fixes. simons 8148d 09h /or1k/tags/stable_0_2_0_rc3/or1ksim/
742 Added status info dump. ivang 8150d 17h /or1k/tags/stable_0_2_0_rc3/or1ksim/
741 Added dump of MC status. ivang 8150d 18h /or1k/tags/stable_0_2_0_rc3/or1ksim/
738 *** empty log message *** ivang 8151d 18h /or1k/tags/stable_0_2_0_rc3/or1ksim/
734 Fixed eth configuration. ivang 8157d 13h /or1k/tags/stable_0_2_0_rc3/or1ksim/
733 Fixed configuration. ivang 8157d 13h /or1k/tags/stable_0_2_0_rc3/or1ksim/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.