OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc3/] [or1ksim/] [cpu/] - Rev 232

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
232 Now checks getentry() returns valid result erez 8325d 16h /or1k/tags/stable_0_2_0_rc3/or1ksim/cpu/
231 Removed redundant OPERAND_DELIM (conflicted with other file) erez 8325d 16h /or1k/tags/stable_0_2_0_rc3/or1ksim/cpu/
221 major changes to testbench; debug unit is moved to /debug; memory organization can be customized; UART from simons; overall cleanup markom 8325d 23h /or1k/tags/stable_0_2_0_rc3/or1ksim/cpu/
206 Several modifications to support gdb in a new exception style mode.
This new version works with gdb, and does not require the simulator
to implement a writeable PC.
chris 8353d 01h /or1k/tags/stable_0_2_0_rc3/or1ksim/cpu/
201 readfunc() and writefunc() now use unsigned long values instead of unsigned char. erez 8366d 17h /or1k/tags/stable_0_2_0_rc3/or1ksim/cpu/
196 Configuration SPRs added. simons 8372d 13h /or1k/tags/stable_0_2_0_rc3/or1ksim/cpu/
192 Removed GlobalMode reference causing problems for --disable-debugmod
option.
chris 8373d 07h /or1k/tags/stable_0_2_0_rc3/or1ksim/cpu/
184 modified decode for trace debugging chris 8374d 03h /or1k/tags/stable_0_2_0_rc3/or1ksim/cpu/
183 changed special case for PICSR chris 8374d 03h /or1k/tags/stable_0_2_0_rc3/or1ksim/cpu/
182 updated exception handling procedures chris 8374d 03h /or1k/tags/stable_0_2_0_rc3/or1ksim/cpu/
174 Few changes that should be done previously:
- machine.h replaced by spr_defs.h
- if reset label does not exist, boot from 0x0100
markom 8394d 23h /or1k/tags/stable_0_2_0_rc3/or1ksim/cpu/
173 - profiler added, use e.g.:
make profiler
./sim -profile -fast executable
./profiler -g [-c]

(no special compiling options necessary)
markom 8397d 03h /or1k/tags/stable_0_2_0_rc3/or1ksim/cpu/
167 - SPR values corrected
- testbenches now work
- lot of optimizations, use --disable-debugmod for optimal performance
- some tick timer bugs fixed
markom 8402d 19h /or1k/tags/stable_0_2_0_rc3/or1ksim/cpu/
153 Writes to SPR_PC are now enabled chris 8445d 03h /or1k/tags/stable_0_2_0_rc3/or1ksim/cpu/
152 Breakpoint exceptions from single step are not printed now. chris 8445d 03h /or1k/tags/stable_0_2_0_rc3/or1ksim/cpu/
144 Modifications necessary for functional gdb interface chris 8446d 21h /or1k/tags/stable_0_2_0_rc3/or1ksim/cpu/
142 Modifications for a functional gdb environment chris 8446d 22h /or1k/tags/stable_0_2_0_rc3/or1ksim/cpu/
141 Added l_trap() chris 8446d 22h /or1k/tags/stable_0_2_0_rc3/or1ksim/cpu/
139 Modifications for functional gdb chris 8446d 22h /or1k/tags/stable_0_2_0_rc3/or1ksim/cpu/
138 - on the fly insn decoding
- removed asm input file support
- removed string from execution
- speedup of loading
markom 8450d 01h /or1k/tags/stable_0_2_0_rc3/or1ksim/cpu/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.