OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc3/] [or1ksim/] [cpu/] [common/] - Rev 42

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
42 Bug fix. Only symbols with names shorter than 9 characters are loaded. lampret 8798d 01h /or1k/tags/stable_0_2_0_rc3/or1ksim/cpu/common/
41 Bug fix. Now all COFF sections are loaded not just .text. lampret 8798d 23h /or1k/tags/stable_0_2_0_rc3/or1ksim/cpu/common/
37 STACK_SIZE is not properly used (will be removed soon). lampret 8799d 04h /or1k/tags/stable_0_2_0_rc3/or1ksim/cpu/common/
36 Fixed bug when loading "data" from .text segment (all insns are not only
decoded but also placed in simulator memory undecoded as data).		 lampret 8799d 04h /or1k/tags/stable_0_2_0_rc3/or1ksim/cpu/common/
35 SLP hooks. lampret 8799d 04h /or1k/tags/stable_0_2_0_rc3/or1ksim/cpu/common/
34 Started with SLP (not finished yet). lampret 8799d 04h /or1k/tags/stable_0_2_0_rc3/or1ksim/cpu/common/
32 Interrupt recognition. lampret 8803d 03h /or1k/tags/stable_0_2_0_rc3/or1ksim/cpu/common/
30 Updated SPRs, exceptions. Added 16450 device. lampret 8803d 05h /or1k/tags/stable_0_2_0_rc3/or1ksim/cpu/common/
29 Adding OR16/OR32 insn decoder. lampret 8818d 03h /or1k/tags/stable_0_2_0_rc3/or1ksim/cpu/common/
28 Adding COFF loader. lampret 8818d 03h /or1k/tags/stable_0_2_0_rc3/or1ksim/cpu/common/
26 Clean up. lampret 8834d 00h /or1k/tags/stable_0_2_0_rc3/or1ksim/cpu/common/
25 Bug fix in handling labels when loading code into simulator memory. lampret 8834d 00h /or1k/tags/stable_0_2_0_rc3/or1ksim/cpu/common/
24 Static branch prediction added. lampret 8834d 00h /or1k/tags/stable_0_2_0_rc3/or1ksim/cpu/common/
22 More modifications related to or16. lampret 8836d 06h /or1k/tags/stable_0_2_0_rc3/or1ksim/cpu/common/
18 or16 added, or1k renamed to or32. lampret 8836d 20h /or1k/tags/stable_0_2_0_rc3/or1ksim/cpu/common/
13 Rebuild of the generated files. jrydberg 8897d 12h /or1k/tags/stable_0_2_0_rc3/or1ksim/cpu/common/
7 Major update of the enviorment. Now uses autoconf and automake. The
simulator uses readline aswell to get input from the user. A number of
new files added, some modified. The libc directory is now called support.		 jrydberg 8897d 12h /or1k/tags/stable_0_2_0_rc3/or1ksim/cpu/common/
6 Just a regular update with exception of cache simulation. MMU simulation still under development. lampret 8898d 06h /or1k/tags/stable_0_2_0_rc3/or1ksim/cpu/common/
3 This commit was generated by cvs2svn to compensate for changes in r2, which
included commits to RCS files with non-trunk default branches.		 cvs 9024d 00h /or1k/tags/stable_0_2_0_rc3/or1ksim/cpu/common/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.