OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc3/] [or1ksim/] [cpu/] [or1k/] - Rev 1778

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5598d 06h /or1k/tags/stable_0_2_0_rc3/or1ksim/cpu/or1k/
1648 This commit was manufactured by cvs2svn to create tag 'stable_0_2_0_rc3'. 6745d 09h /or1k/tags/stable_0_2_0_rc3/or1ksim/cpu/or1k/
1646 This commit was manufactured by cvs2svn to create branch 'stable_0_2_x'. 6745d 09h /or1k/tags/stable_0_2_0_rc3/or1ksim/cpu/or1k/
1585 added missing exception, fixes segfault with trap exception phoenix 6835d 07h /or1k/tags/stable_0_2_0_rc3/or1ksim/cpu/or1k/
1579 Add missing break; statements nogj 6856d 18h /or1k/tags/stable_0_2_0_rc3/or1ksim/cpu/or1k/
1576 configure updates phoenix 6857d 06h /or1k/tags/stable_0_2_0_rc3/or1ksim/cpu/or1k/
1557 Fix most warnings issued by gcc4 nogj 6880d 20h /or1k/tags/stable_0_2_0_rc3/or1ksim/cpu/or1k/
1555 * Moved log2_int() from cuc/cuc.c as it is usefull for other things aswell.
* Changed code to use log2_int() instead of log2(), which is also a builtin
library function (fixes compile on gcc4).
* Moved is_power2() from sim-config.c to misc.c.		 nogj 6880d 20h /or1k/tags/stable_0_2_0_rc3/or1ksim/cpu/or1k/
1551 Remove the pcprev global nogj 6942d 09h /or1k/tags/stable_0_2_0_rc3/or1ksim/cpu/or1k/
1550 * prototype() -> prototype(void) where appropriate.
* Use `static' where it can be used.		 nogj 6942d 09h /or1k/tags/stable_0_2_0_rc3/or1ksim/cpu/or1k/
1549 Spelling fixes nogj 6942d 09h /or1k/tags/stable_0_2_0_rc3/or1ksim/cpu/or1k/
1540 * Breakup the tick_job function into smaller ones.
* Fix lots of conner cases.
* Add tests for the tick timer.		 nogj 6942d 09h /or1k/tags/stable_0_2_0_rc3/or1ksim/cpu/or1k/
1532 Add pretty spr dumping code nogj 6946d 09h /or1k/tags/stable_0_2_0_rc3/or1ksim/cpu/or1k/
1531 Remove non-trigerable out-of-range checks nogj 6946d 09h /or1k/tags/stable_0_2_0_rc3/or1ksim/cpu/or1k/
1529 * The effective address as written to the I/DCBPR registers needs to be translated by the respective mmu.
* Don't treat any values as special in the handling of DCPBR, DCBFR, DCBIR, ICBPR and ICBIR.		 nogj 6947d 11h /or1k/tags/stable_0_2_0_rc3/or1ksim/cpu/or1k/
1525 Rename ADDR_PAGE to IADDR_PAGE nogj 6947d 17h /or1k/tags/stable_0_2_0_rc3/or1ksim/cpu/or1k/
1513 Remove the flag global nogj 6947d 17h /or1k/tags/stable_0_2_0_rc3/or1ksim/cpu/or1k/
1511 Fix typo nogj 6947d 17h /or1k/tags/stable_0_2_0_rc3/or1ksim/cpu/or1k/
1510 Create a seporate debug channel to dump exceptions to nogj 6947d 17h /or1k/tags/stable_0_2_0_rc3/or1ksim/cpu/or1k/
1509 Remove 08 prefix from PRIdREG nogj 6947d 17h /or1k/tags/stable_0_2_0_rc3/or1ksim/cpu/or1k/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.