OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc3/] [or1ksim/] [testbench/] - Rev 461

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
461 DTLBMISS and DPF exceptions are fixed in simulator. simons 8239d 17h /or1k/tags/stable_0_2_0_rc3/or1ksim/testbench/
460 excpt test removed except test added. simons 8239d 17h /or1k/tags/stable_0_2_0_rc3/or1ksim/testbench/
459 This is replaced by except test. simons 8239d 17h /or1k/tags/stable_0_2_0_rc3/or1ksim/testbench/
457 Page size set to 8192. simons 8242d 21h /or1k/tags/stable_0_2_0_rc3/or1ksim/testbench/
455 For mc tests ivang 8243d 02h /or1k/tags/stable_0_2_0_rc3/or1ksim/testbench/
454 MC Tests. ivang 8243d 02h /or1k/tags/stable_0_2_0_rc3/or1ksim/testbench/
453 Also performs mc initialization. ivang 8243d 02h /or1k/tags/stable_0_2_0_rc3/or1ksim/testbench/
452 Added mc tests. ivang 8243d 02h /or1k/tags/stable_0_2_0_rc3/or1ksim/testbench/
451 each test should define its own LDFLAGS markom 8243d 03h /or1k/tags/stable_0_2_0_rc3/or1ksim/testbench/
449 MMU test configuration. simons 8244d 06h /or1k/tags/stable_0_2_0_rc3/or1ksim/testbench/
448 Permission test added. simons 8244d 07h /or1k/tags/stable_0_2_0_rc3/or1ksim/testbench/
443 Text and data sections are put in ram. simons 8244d 21h /or1k/tags/stable_0_2_0_rc3/or1ksim/testbench/
441 Two instructions removed from reset wrapper to save space. simons 8245d 01h /or1k/tags/stable_0_2_0_rc3/or1ksim/testbench/
436 Copying from flash to ram only when there is 0xff on address 0. simons 8245d 02h /or1k/tags/stable_0_2_0_rc3/or1ksim/testbench/
432 added missing basic.S file markom 8245d 08h /or1k/tags/stable_0_2_0_rc3/or1ksim/testbench/
427 memory_table status output; some bugs fixed in configuration loading markom 8246d 02h /or1k/tags/stable_0_2_0_rc3/or1ksim/testbench/
424 memory configuration file joined into .cfg file; *mem.cfg are obsolete; read-only and write-only memory is supported; memory logging is not yet supported; update of testbench - only cache test fails, since it writes to RO memory markom 8246d 05h /or1k/tags/stable_0_2_0_rc3/or1ksim/testbench/
423 changed break behaviour and interrupt pending; interrupt line chabnged to 15; sync bug in mode switch markom 8247d 01h /or1k/tags/stable_0_2_0_rc3/or1ksim/testbench/
422 Data section is put to flash when loading. simons 8247d 03h /or1k/tags/stable_0_2_0_rc3/or1ksim/testbench/
421 aadded missing file markom 8247d 03h /or1k/tags/stable_0_2_0_rc3/or1ksim/testbench/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.