OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [start/] [insight/] - Rev 363

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
363 program can be stepped and continued before running it, supporting low level debugging markom 8243d 11h /or1k/tags/start/insight/
362 some changes based on current modifications to or1k; cleaner register naming; ctrl-c causes stepi; write&read pc work on next instruction markom 8243d 16h /or1k/tags/start/insight/
355 uart VAPI model improved; changes to MC and eth. markom 8244d 13h /or1k/tags/start/insight/
344 added acv test for uart; sim debug now has verbose levels; lot of bugs fixed in uart model markom 8250d 13h /or1k/tags/start/insight/
263 configure for cpu; modified command line options markom 8262d 12h /or1k/tags/start/insight/
262 small bug in build_automata fixed; configure for memory markom 8262d 12h /or1k/tags/start/insight/
221 major changes to testbench; debug unit is moved to /debug; memory organization can be customized; UART from simons; overall cleanup markom 8271d 14h /or1k/tags/start/insight/
207 Several major changes to allow gdb to work with an Or1k implementation
that does not need a writeable PC. This version will use the breakpoint
vector and install a new vector into the EPC register, and then single
step out of the breakpoint exception. The breakpoint exception vector
must include only 2 commands: l.rfe and l.nop. Anything else and this
gdb version will fail w/ or1ksim.
chris 8298d 16h /or1k/tags/start/insight/
174 Few changes that should be done previously:
- machine.h replaced by spr_defs.h
- if reset label does not exist, boot from 0x0100
markom 8340d 15h /or1k/tags/start/insight/
151 Typo in the previous commit. Sorry. chris 8390d 18h /or1k/tags/start/insight/
150 Fixed some single stepping issues chris 8390d 18h /or1k/tags/start/insight/
149 Fixed bug where disassemble command caused a segmentation fault chris 8391d 20h /or1k/tags/start/insight/
146 Mofications to work with or1ksim JTAG based simulation chris 8392d 13h /or1k/tags/start/insight/
144 Modifications necessary for functional gdb interface chris 8392d 13h /or1k/tags/start/insight/
143 Modifications necessary to work with JTAG or1ksim simulator chris 8392d 13h /or1k/tags/start/insight/
141 Added l_trap() chris 8392d 13h /or1k/tags/start/insight/
138 - on the fly insn decoding
- removed asm input file support
- removed string from execution
- speedup of loading
markom 8395d 16h /or1k/tags/start/insight/
136 Fixed the DSR/DRR debug register definitions which were stored backwards chris 8396d 15h /or1k/tags/start/insight/
135 Fixed a couple of bugs related to updating registers over JTAG
during debugging.
chris 8396d 15h /or1k/tags/start/insight/
133 moved header files to match other utilities
repaired l.sra and some other shifting instructions
started build_automata for binary instruction decode
markom 8398d 14h /or1k/tags/start/insight/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.