OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] - Rev 1418

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1418 Rearange some code such that it is not assumed that except_handle returns nogj 7172d 09h /or1k/trunk/
1416 Make the immu use the new debug functions nogj 7172d 09h /or1k/trunk/
1414 Rearange code in the dmmu such that it is not assumed that except_handle returns nogj 7172d 09h /or1k/trunk/
1412 Make the dmmu use the new debug functions nogj 7172d 09h /or1k/trunk/
1410 Use the uorreg_t where it should be used nogj 7172d 09h /or1k/trunk/
1408 Make the tick timer use the new debug functions nogj 7172d 09h /or1k/trunk/
1406 Fix the declaration of `sec' in reg_ic_sec nogj 7172d 09h /or1k/trunk/
1404 Move the function of ic_clock() to mtspr() and remove it nogj 7172d 09h /or1k/trunk/
1402 Do what dc_clock() did in mtspr() and remove it nogj 7172d 09h /or1k/trunk/
1400 Useing set_mem32 and eval_mem32 is incorrect. Use set_direct32 and eval_direct32 instead nogj 7172d 09h /or1k/trunk/
1398 Correct incorrect calls to eval_direct8 nogj 7172d 09h /or1k/trunk/
1396 Remove useless use of floats nogj 7172d 09h /or1k/trunk/
1394 Fix VAPI in the uart nogj 7172d 09h /or1k/trunk/
1392 Make uart use the new trace functions nogj 7172d 09h /or1k/trunk/
1390 * Change scheduler to count down to 0 instead of reaching a certain cycle
count.
* Change the SCHED_ADD interface to take a time out as the parameter instead of the number of cycles.
nogj 7172d 10h /or1k/trunk/
1389 Implement debug channels based on the wine debugging scheme nogj 7178d 13h /or1k/trunk/
1388 Remove useless define nogj 7178d 13h /or1k/trunk/
1387 Remove pic_clock() nogj 7178d 13h /or1k/trunk/
1386 Rework exception handling nogj 7178d 13h /or1k/trunk/
1385 Fix description of the l.mac/l.msb/l.maci instructions nogj 7187d 13h /or1k/trunk/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.