OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] - Rev 345

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
345 Added check for net/ethernet.h (needed by ethernet simulator) erez 8274d 16h /or1k/trunk/
344 added acv test for uart; sim debug now has verbose levels; lot of bugs fixed in uart model markom 8274d 18h /or1k/trunk/
343 Small touches to test programs erez 8274d 20h /or1k/trunk/
342 added exception vectors to support and modified section names markom 8275d 17h /or1k/trunk/
341 added VAPI for uart; uart 16550 support, some bugs fixed markom 8275d 19h /or1k/trunk/
340 Added hpint vector lampret 8275d 19h /or1k/trunk/
339 Added setpc test lampret 8275d 19h /or1k/trunk/
338 Added 'setpc'. Renamed some signals (except_flushpipe into flushpipe etc) lampret 8275d 19h /or1k/trunk/
337 Fixed tick timer interrupt reporting by using TTCR[IP] bit. lampret 8275d 20h /or1k/trunk/
336 VAPI works markom 8276d 15h /or1k/trunk/
335 some small bugs fixed markom 8276d 16h /or1k/trunk/
334 removed vapi client file markom 8276d 19h /or1k/trunk/
333 small bug fixed markom 8276d 22h /or1k/trunk/
332 removed fixed irq numbering from pic.h; tick timer section added markom 8276d 22h /or1k/trunk/
331 dependecy is required by history analisis markom 8276d 23h /or1k/trunk/
330 Cache test lampret 8277d 02h /or1k/trunk/
329 Now using macros from spr_defs.h lampret 8277d 02h /or1k/trunk/
328 Moved flag bit into SR. Changed RF enable from constant enable to dynamic enable for read ports. lampret 8277d 04h /or1k/trunk/
327 simulate_dc_mmu_load() was calling insn cache/mmu routines instead of data cache/mmu. Fixed. lampret 8277d 04h /or1k/trunk/
326 More realistic default cache type. lampret 8277d 04h /or1k/trunk/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.