OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] - Rev 641

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
641 Modified logging of SPR accesses. Logging only explicit instruction accesses. ivang 8240d 18h /or1k/trunk/
640 Merge profiler and mprofiler with sim. ivang 8240d 20h /or1k/trunk/
639 MMU cache inhibit bit test added. simons 8243d 10h /or1k/trunk/
638 TLBTR CI bit is now working properly. simons 8243d 10h /or1k/trunk/
637 Updated file names. lampret 8243d 12h /or1k/trunk/
636 Fixed combinational loops. lampret 8243d 12h /or1k/trunk/
635 Fixed Makefile bug. ivang 8243d 14h /or1k/trunk/
634 configure.in : fixed to build start/Makefile
start.S : l.jalr r9 -> l.jr r9

Added missing files.
ivang 8244d 15h /or1k/trunk/
633 Bug fix in command line parser. ivang 8244d 15h /or1k/trunk/
632 profiler and mprofiler merged into sim. ivang 8245d 10h /or1k/trunk/
631 Real cache access is simulated now. simons 8246d 09h /or1k/trunk/
630 some bug fixes in store buffer analysis markom 8246d 18h /or1k/trunk/
629 typo fixed markom 8246d 22h /or1k/trunk/
627 or32 restored markom 8246d 22h /or1k/trunk/
626 store buffer added markom 8246d 22h /or1k/trunk/
625 Bus error bug fixed. Cache routines added. simons 8247d 15h /or1k/trunk/
624 Added logging of writes/read to/from SPR registers. ivang 8247d 15h /or1k/trunk/
623 update based on recent changes; arithmetic instructions does not modify carry yet markom 8247d 17h /or1k/trunk/
622 Cache test works on hardware. simons 8247d 20h /or1k/trunk/
621 Cache test works on hardware. simons 8247d 21h /or1k/trunk/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.