OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [gdb-5.0/] [gdb/] - Rev 1149

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1149 *** empty log message *** phoenix 7756d 03h /or1k/trunk/gdb-5.0/gdb/
1144 Speed up gdb when running with serial targets:

When generating backtraces, the prologue of each function is scanned
at least three times by architecture-independent code, e.g. to
determine offsets of saved registers, identify frameless functions,
etc. This new code adds straightforward caching of the information
gleaned by or1k_scan_prologue() on a per-frame basis rather than
storing it in global static variables. (This benefits both JTAG and
serial gdb targets, though the JTAG target runs fast enough that it is
not particularly needed.)

When the register set is dumped by the serial target, e.g. at any
breakpoint or interrupt, the 32 vector/FP registers were included in
the dump (each 8 bytes long), though they aren't implemented. The new
code tells gdb that unimplemented registers have zero length in the
dump.
sfurman 7758d 10h /or1k/trunk/gdb-5.0/gdb/
1142 Speed up gdb when running with serial targets:

When generating backtraces, the prologue of each function is scanned
at least three times by architecture-independent code, e.g. to
determine offsets of saved registers, identify frameless functions,
etc. This new code adds straightforward caching of the information
gleaned by or1k_scan_prologue() on a per-frame basis rather than
storing it in global static variables. (This benefits both JTAG and
serial gdb targets, though the JTAG target runs fast enough that it is
not particularly needed.)

When the register set is dumped by the serial target, e.g. at any
breakpoint or interrupt, the 32 vector/FP registers were included in
the dump (each 8 bytes long), though they aren't implemented. The new
code tells gdb that unimplemented registers have zero length in the
dump.
sfurman 7759d 01h /or1k/trunk/gdb-5.0/gdb/
1124 Initialize or1k_implementation with reasonable defaults for the number
of implementation registers. This doesn't affect the jtag or sim
targets at all because those values are always overwritten when
or1k_implementation is initialized. However, it is necessary when
connecting to remote gdb stubs through a serial port or socket, since
or1k_implementation is not yet initialized for those targets.
sfurman 7792d 03h /or1k/trunk/gdb-5.0/gdb/
1123 Renumber/rename SPRs to match latest architecture doc sfurman 7793d 10h /or1k/trunk/gdb-5.0/gdb/
1115 Fix stack-walking code in or1k_frame_chain() and or1k_skip_prologue()
to expect the function prologue that or32 gcc currently emits, rather
than a previous incarnation of the or1k ABI.
sfurman 7815d 07h /or1k/trunk/gdb-5.0/gdb/
874 Command for displaying trace buffer added. simons 8047d 15h /or1k/trunk/gdb-5.0/gdb/
866 after make headers markom 8072d 20h /or1k/trunk/gdb-5.0/gdb/
865 true flase bug fixed markom 8074d 15h /or1k/trunk/gdb-5.0/gdb/
613 init: trap exception occurs always; initialization of sr not needed anymore markom 8198d 20h /or1k/trunk/gdb-5.0/gdb/
607 single step steps just one instruction ^c bug fixed markom 8200d 19h /or1k/trunk/gdb-5.0/gdb/
603 fixed bfd markom 8201d 21h /or1k/trunk/gdb-5.0/gdb/
594 removed temporary printf, which stayed in by accident markom 8204d 18h /or1k/trunk/gdb-5.0/gdb/
593 ctrl-c handling fixed markom 8204d 18h /or1k/trunk/gdb-5.0/gdb/
580 strsave changed to xstrdup markom 8205d 23h /or1k/trunk/gdb-5.0/gdb/
577 info spr fixed markom 8207d 16h /or1k/trunk/gdb-5.0/gdb/
405 Stepping trough l.jal and l.jalr fixed. simons 8249d 21h /or1k/trunk/gdb-5.0/gdb/
404 is_delayed() is used outside this file. simons 8249d 21h /or1k/trunk/gdb-5.0/gdb/
403 Prompt changed because ddd requires (gdb). simons 8249d 21h /or1k/trunk/gdb-5.0/gdb/
379 bug fixed. markom 8256d 22h /or1k/trunk/gdb-5.0/gdb/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.