OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [mp3/] - Rev 506

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
506 Added second clock as RISC main clock. Updated or120_monitor. lampret 8210d 03h /or1k/trunk/mp3/
505 Test cases. support/ and utils/ are used by all test cases - build first. Non working tests: setpc, trap, trap2. lampret 8210d 03h /or1k/trunk/mp3/
368 Typos. lampret 8251d 03h /or1k/trunk/mp3/
340 Added hpint vector lampret 8261d 02h /or1k/trunk/mp3/
339 Added setpc test lampret 8261d 02h /or1k/trunk/mp3/
330 Cache test lampret 8262d 08h /or1k/trunk/mp3/
329 Now using macros from spr_defs.h lampret 8262d 09h /or1k/trunk/mp3/
319 Added some tests (nothing to do with mp3 demo) lampret 8264d 08h /or1k/trunk/mp3/
318 Modified monitor tu support exceptions. lampret 8264d 08h /or1k/trunk/mp3/
302 Added bin2hex lampret 8266d 18h /or1k/trunk/mp3/
301 Fixed error output. lampret 8266d 18h /or1k/trunk/mp3/
300 Simulator configuration. simons 8267d 00h /or1k/trunk/mp3/
298 Tested on simulator. simons 8267d 01h /or1k/trunk/mp3/
291 Second import simons 8267d 19h /or1k/trunk/mp3/
290 *** empty log message *** simons 8267d 19h /or1k/trunk/mp3/
289 *** empty log message *** simons 8267d 19h /or1k/trunk/mp3/
288 *** empty log message *** simons 8267d 20h /or1k/trunk/mp3/
287 These are generated simons 8268d 00h /or1k/trunk/mp3/
286 These are generated. simons 8268d 00h /or1k/trunk/mp3/
285 Host configuration bug fixed. simons 8268d 00h /or1k/trunk/mp3/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.