OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [mp3/] [bench/] [verilog/] - Rev 1765

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5731d 17h /or1k/trunk/mp3/bench/verilog/
636 Fixed combinational loops. lampret 8325d 20h /or1k/trunk/mp3/bench/verilog/
618 Fixed display of new 'void' nop insns. lampret 8330d 14h /or1k/trunk/mp3/bench/verilog/
597 Fixed OR1200_XILINX_RAM32X1D. lampret 8339d 02h /or1k/trunk/mp3/bench/verilog/
591 Added support for reading XILINX_RAM32X1D register file. lampret 8340d 08h /or1k/trunk/mp3/bench/verilog/
590 Added test case for testing NPC read bug when doing single-step. lampret 8340d 08h /or1k/trunk/mp3/bench/verilog/
563 Added debug model for testing du. Updated or1200_monitor. lampret 8344d 09h /or1k/trunk/mp3/bench/verilog/
506 Added second clock as RISC main clock. Updated or120_monitor. lampret 8355d 07h /or1k/trunk/mp3/bench/verilog/
368 Typos. lampret 8396d 07h /or1k/trunk/mp3/bench/verilog/
318 Modified monitor tu support exceptions. lampret 8409d 11h /or1k/trunk/mp3/bench/verilog/
266 First import. lampret 8414d 20h /or1k/trunk/mp3/bench/verilog/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.