OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [or1200/] [rtl/] - Rev 1292

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1292 GPR0 hardwired to zero. lampret 7303d 06h /or1k/trunk/or1200/rtl/
1291 Changed behavior of the simulation generic models lampret 7303d 06h /or1k/trunk/or1200/rtl/
1288 By default l.cust5 insns are disabled lampret 7333d 04h /or1k/trunk/or1200/rtl/
1284 Added some l.cust5 custom instructions as example lampret 7333d 04h /or1k/trunk/or1200/rtl/
1273 Add support for 512B instruction cache. simont 7364d 13h /or1k/trunk/or1200/rtl/
1268 Merged branch_qmem into main tree. lampret 7367d 15h /or1k/trunk/or1200/rtl/
1267 Merged branch_qmem into main tree. lampret 7367d 15h /or1k/trunk/or1200/rtl/
1228 Exception prefix configuration changed to match branch_qmem configuration. simons 7448d 15h /or1k/trunk/or1200/rtl/
1211 New wb_biu for iwb interface. lampret 7490d 00h /or1k/trunk/or1200/rtl/
1208 Added useless signal genpc_stop_refetch. lampret 7490d 00h /or1k/trunk/or1200/rtl/
1207 Static exception prefix. lampret 7490d 00h /or1k/trunk/or1200/rtl/
1200 mbist signals updated according to newest convention markom 7538d 16h /or1k/trunk/or1200/rtl/
1194 correct all the syntax errors dries 7573d 15h /or1k/trunk/or1200/rtl/
1188 Added support for rams with byte write access. simons 7589d 15h /or1k/trunk/or1200/rtl/
1186 Added support for rams with byte write access. simons 7590d 14h /or1k/trunk/or1200/rtl/
1184 Scan signals mess fixed. simons 7597d 07h /or1k/trunk/or1200/rtl/
1179 BIST interface added for Artisan memory instances. simons 7605d 10h /or1k/trunk/or1200/rtl/
1161 When OR1200_NO_IMMU and OR1200_NO_IC are not both defined or undefined at the same time, results in a IC bug. Fixed. lampret 7671d 21h /or1k/trunk/or1200/rtl/
1159 No functional changes. Added defines to disable implementation of multiplier/MAC lampret 7715d 00h /or1k/trunk/or1200/rtl/
1155 No functional change. Only added customization for exception vectors. lampret 7718d 02h /or1k/trunk/or1200/rtl/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.