OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [or1200/] [rtl/] - Rev 1335

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1335 flag for l.cmov instruction added andreje 7095d 00h /or1k/trunk/or1200/rtl/
1334 l.ff1 and l.cmov instructions added andreje 7095d 00h /or1k/trunk/or1200/rtl/
1293 Non-functional changes. Coding style fixes. lampret 7307d 15h /or1k/trunk/or1200/rtl/
1292 GPR0 hardwired to zero. lampret 7307d 15h /or1k/trunk/or1200/rtl/
1291 Changed behavior of the simulation generic models lampret 7307d 15h /or1k/trunk/or1200/rtl/
1288 By default l.cust5 insns are disabled lampret 7337d 13h /or1k/trunk/or1200/rtl/
1284 Added some l.cust5 custom instructions as example lampret 7337d 14h /or1k/trunk/or1200/rtl/
1273 Add support for 512B instruction cache. simont 7368d 23h /or1k/trunk/or1200/rtl/
1268 Merged branch_qmem into main tree. lampret 7372d 01h /or1k/trunk/or1200/rtl/
1267 Merged branch_qmem into main tree. lampret 7372d 01h /or1k/trunk/or1200/rtl/
1228 Exception prefix configuration changed to match branch_qmem configuration. simons 7453d 00h /or1k/trunk/or1200/rtl/
1211 New wb_biu for iwb interface. lampret 7494d 09h /or1k/trunk/or1200/rtl/
1208 Added useless signal genpc_stop_refetch. lampret 7494d 09h /or1k/trunk/or1200/rtl/
1207 Static exception prefix. lampret 7494d 09h /or1k/trunk/or1200/rtl/
1200 mbist signals updated according to newest convention markom 7543d 02h /or1k/trunk/or1200/rtl/
1194 correct all the syntax errors dries 7578d 00h /or1k/trunk/or1200/rtl/
1188 Added support for rams with byte write access. simons 7594d 01h /or1k/trunk/or1200/rtl/
1186 Added support for rams with byte write access. simons 7595d 00h /or1k/trunk/or1200/rtl/
1184 Scan signals mess fixed. simons 7601d 17h /or1k/trunk/or1200/rtl/
1179 BIST interface added for Artisan memory instances. simons 7609d 20h /or1k/trunk/or1200/rtl/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.