OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [or1200/] [rtl/] - Rev 1583

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1583 First Import jcastillo 6839d 21h /or1k/trunk/or1200/rtl/
1582 Added support for RAMB16 Xilinx4/Spartan3 primitives jcastillo 6839d 21h /or1k/trunk/or1200/rtl/
1339 revert to the old l.sfxxi behavior phoenix 7118d 22h /or1k/trunk/or1200/rtl/
1337 du_hwbkpt disabled when debug unit not implemented andreje 7125d 00h /or1k/trunk/or1200/rtl/
1336 sign/zero extension for l.sfxxi instructions corrected andreje 7125d 00h /or1k/trunk/or1200/rtl/
1335 flag for l.cmov instruction added andreje 7125d 00h /or1k/trunk/or1200/rtl/
1334 l.ff1 and l.cmov instructions added andreje 7125d 00h /or1k/trunk/or1200/rtl/
1293 Non-functional changes. Coding style fixes. lampret 7337d 15h /or1k/trunk/or1200/rtl/
1292 GPR0 hardwired to zero. lampret 7337d 15h /or1k/trunk/or1200/rtl/
1291 Changed behavior of the simulation generic models lampret 7337d 15h /or1k/trunk/or1200/rtl/
1288 By default l.cust5 insns are disabled lampret 7367d 13h /or1k/trunk/or1200/rtl/
1284 Added some l.cust5 custom instructions as example lampret 7367d 13h /or1k/trunk/or1200/rtl/
1273 Add support for 512B instruction cache. simont 7398d 22h /or1k/trunk/or1200/rtl/
1268 Merged branch_qmem into main tree. lampret 7402d 00h /or1k/trunk/or1200/rtl/
1267 Merged branch_qmem into main tree. lampret 7402d 01h /or1k/trunk/or1200/rtl/
1228 Exception prefix configuration changed to match branch_qmem configuration. simons 7483d 00h /or1k/trunk/or1200/rtl/
1211 New wb_biu for iwb interface. lampret 7524d 09h /or1k/trunk/or1200/rtl/
1208 Added useless signal genpc_stop_refetch. lampret 7524d 09h /or1k/trunk/or1200/rtl/
1207 Static exception prefix. lampret 7524d 09h /or1k/trunk/or1200/rtl/
1200 mbist signals updated according to newest convention markom 7573d 01h /or1k/trunk/or1200/rtl/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.