OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [or1ksim/] [cpu/] - Rev 1106

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1106 Cache invalidate bug fixed again (it was ok before). simons 7981d 16h /or1k/trunk/or1ksim/cpu/
1097 Cache invalidate bug fixed. simons 7988d 10h /or1k/trunk/or1ksim/cpu/
1086 STACK_ARGS is getting obsolete and is only needed by simprintf, which needs it to be 0. lampret 7995d 06h /or1k/trunk/or1ksim/cpu/
1061 ELF sym loading improved markom 8041d 18h /or1k/trunk/or1ksim/cpu/
1049 Added "breaks" command that prints all set breakpoints. ivang 8068d 15h /or1k/trunk/or1ksim/cpu/
1034 Fixed encoding for l.div/l.divu. lampret 8074d 05h /or1k/trunk/or1ksim/cpu/
1025 PRINTF/printf mess fixed. simons 8077d 12h /or1k/trunk/or1ksim/cpu/
1024 Mess with printf/PRINTF fixed. Ethernet test changed to support latest changes. simons 8077d 20h /or1k/trunk/or1ksim/cpu/
997 PRINTF should be used instead of printf; command redirection repaired markom 8089d 23h /or1k/trunk/or1ksim/cpu/
992 A bug when cache enabled and bus error comes fixed. simons 8091d 15h /or1k/trunk/or1ksim/cpu/
970 Testbench is now running on ORP architecture platform. simons 8097d 10h /or1k/trunk/or1ksim/cpu/
914 SR[FO] is always set to 1. lampret 8113d 22h /or1k/trunk/or1ksim/cpu/
913 Executed log insns counter output in decimal instead of hex. lampret 8113d 23h /or1k/trunk/or1ksim/cpu/
911 Added instruction count to hardware executed log lampret 8113d 23h /or1k/trunk/or1ksim/cpu/
897 improved CUC GUI; pre/unroll bugs fixed markom 8126d 15h /or1k/trunk/or1ksim/cpu/
886 MMU registers reserved fields protected from writing. simons 8133d 15h /or1k/trunk/or1ksim/cpu/
884 code cleaning - a lot of global variables moved to runtime struct markom 8133d 21h /or1k/trunk/or1ksim/cpu/
883 cuc updated, cuc prompt parsing; CSM analysis markom 8134d 16h /or1k/trunk/or1ksim/cpu/
882 Routine for adjusting read and write delay for devices added. simons 8136d 19h /or1k/trunk/or1ksim/cpu/
879 Initial version of OpenRISC Custom Unit Compiler added markom 8139d 15h /or1k/trunk/or1ksim/cpu/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.