OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [or1ksim/] [cpu/] - Rev 1661

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1661 Have arithetic operations use op_2t.h and op_3t.h to generate the combination of
operations that operate on the different temporaries		 nogj 6750d 18h /or1k/trunk/or1ksim/cpu/
1660 Create an op_3t.h file that automagically creates all the combinations of
operations depending on the number of tempraries availible. Move operations
that operate on three tempraries to the op_3t_op.h file from op.c		 nogj 6750d 18h /or1k/trunk/or1ksim/cpu/
1659 Forgot cvs add ... nogj 6750d 18h /or1k/trunk/or1ksim/cpu/
1658 Create an op_2t.h file that automagically creates all the combinations of
operations depending on the number of tempraries availible. Move operations
that operate on two tempraries to the op_2t_op.h file from op.c		 nogj 6750d 18h /or1k/trunk/or1ksim/cpu/
1657 Create an op_1t.h file that automagically creates all the combinations of
operations depending on the number of tempraries availible. Move operations
that operate on one temprary to the op_1t_op.h file from op.c		 nogj 6750d 18h /or1k/trunk/or1ksim/cpu/
1656 Pass the instruction operands as part of the op_queue structure. nogj 6750d 18h /or1k/trunk/or1ksim/cpu/
1653 Dump the name of the unknown relocation. nogj 6750d 18h /or1k/trunk/or1ksim/cpu/
1652 Avoid division and multiplication as far as possible (they are slow) nogj 6750d 18h /or1k/trunk/or1ksim/cpu/
1651 Remove usesless (that give zero information) calls to debug(). nogj 6750d 18h /or1k/trunk/or1ksim/cpu/
1650 Make the loading code not use the debug() function. The coff debug output goes
to the coff channel, the elf ones where pretty useless so I removed them.		 nogj 6750d 19h /or1k/trunk/or1ksim/cpu/
1637 *** empty log message *** rezso 6766d 04h /or1k/trunk/or1ksim/cpu/
1605 Execute l.ff1 instruction nogj 6812d 20h /or1k/trunk/or1ksim/cpu/
1597 Fix parsing the destination register nogj 6824d 21h /or1k/trunk/or1ksim/cpu/
1590 Added l.fl1 lampret 6827d 19h /or1k/trunk/or1ksim/cpu/
1585 added missing exception, fixes segfault with trap exception phoenix 6841d 16h /or1k/trunk/or1ksim/cpu/
1584 usability improvments phoenix 6842d 15h /or1k/trunk/or1ksim/cpu/
1579 Add missing break; statements nogj 6863d 03h /or1k/trunk/or1ksim/cpu/
1577 gcc4 compile fix nogj 6863d 03h /or1k/trunk/or1ksim/cpu/
1576 configure updates phoenix 6863d 15h /or1k/trunk/or1ksim/cpu/
1557 Fix most warnings issued by gcc4 nogj 6887d 05h /or1k/trunk/or1ksim/cpu/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.