OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [or1ksim/] [cpu/] [common/] - Rev 1772

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5567d 04h /or1k/trunk/or1ksim/cpu/common/
1756 Changes for Or1kim 0.3.0rc3. A number of bugs fixed and small urgent features added. This is the final RC before 0.3.0. jeremybennett 5581d 10h /or1k/trunk/or1ksim/cpu/common/
1751 These are the changes to support Or1ksim 0.3.0rc2. Most significantly they provide GDB RSP support. They also fix 5 outstanding bugs and satisfy one new feature request. jeremybennett 5686d 13h /or1k/trunk/or1ksim/cpu/common/
1748 These are all the changes for Or1ksim 0.3.0 release candidate 1. The changes
are explained in the NEWS, README and ChangeLog files. A number of
long-standing bugs are fixed (see the OpenRISC tracker), and the code is
brought up to a consistent standard, following the GNU coding conventions
throughout.

Argument parsing now uses argtable2, and a User Guide has been added.
Documentation throughout has been extended to be compatible with Doxygen,
providing a further level of technical detail on the internals.		 jeremybennett 5716d 09h /or1k/trunk/or1ksim/cpu/common/
1745 These are the changes to allow or1ksim to build as a library as well as a standalone simulator. The concept of a "generic" peripheral is added, which will commuicate with an external model via upcalls. jeremybennett 5752d 08h /or1k/trunk/or1ksim/cpu/common/
1743 Changes to bring behavior into line with the current OpenRISC 1000 specification and support GDB 6.8. A couple of small bugs with handling xterms and opening the remote debug channel are also fixed. Header files have been added to sources in Makefile.am files where they are missing, so that "make tags" will include them. Makefile.in files have been regenerated due to these changes. jeremybennett 5753d 08h /or1k/trunk/or1ksim/cpu/common/
1731 Move ic configuration out of the global config struct. Register ic callbacks
instead of haveing static calls to the functions.		 nogj 6711d 18h /or1k/trunk/or1ksim/cpu/common/
1720 Warning/spelling/gramer/useless comment removal fixes. nogj 6713d 05h /or1k/trunk/or1ksim/cpu/common/
1718 Move the dmmu config out of the global config struct nogj 6713d 05h /or1k/trunk/or1ksim/cpu/common/
1717 Move the immu config out of the global config struct nogj 6713d 05h /or1k/trunk/or1ksim/cpu/common/
1715 Add the capability to the pic to simulate a level or edge triggered pic. Add
a clear_interrupt() function that the peripherals need to use to signal that
they negated their interrupt line.		 nogj 6713d 06h /or1k/trunk/or1ksim/cpu/common/
1714 Add a le16_() macro that will return the data in an appropriate endianness for
the cpu to think the data is little endian. Use the macro in the ata
peripheral.		 nogj 6713d 06h /or1k/trunk/or1ksim/cpu/common/
1692 Instead of playing games with the esp when a jump needs to be executed, use
longjmp() to get to the jump handling code.		 nogj 6713d 06h /or1k/trunk/or1ksim/cpu/common/
1690 Move the main execution loop to execute.c. nogj 6713d 06h /or1k/trunk/or1ksim/cpu/common/
1687 Don't use MMX registers to keep track of the pc and the number of cycles
remaining untill the next job. Keeping the two places that these where used at
concurrent bloated generated code quite a bit and there was no performance
increase resulting from their use.		 nogj 6713d 06h /or1k/trunk/or1ksim/cpu/common/
1678 Remove the ts_current hack by haveing the temporaries always shipped out before
any instruction that has the posibility to generate an exception		 nogj 6713d 06h /or1k/trunk/or1ksim/cpu/common/
1651 Remove usesless (that give zero information) calls to debug(). nogj 6713d 07h /or1k/trunk/or1ksim/cpu/common/
1650 Make the loading code not use the debug() function. The coff debug output goes
to the coff channel, the elf ones where pretty useless so I removed them.		 nogj 6713d 07h /or1k/trunk/or1ksim/cpu/common/
1637 *** empty log message *** rezso 6728d 17h /or1k/trunk/or1ksim/cpu/common/
1584 usability improvments phoenix 6805d 03h /or1k/trunk/or1ksim/cpu/common/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.