URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [or1ksim/] [cpu/] [dlx/] - Rev 1743

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
1743	Changes to bring behavior into line with the current OpenRISC 1000 specification and support GDB 6.8. A couple of small bugs with handling xterms and opening the remote debug channel are also fixed. Header files have been added to sources in Makefile.am files where they are missing, so that "make tags" will include them. Makefile.in files have been regenerated due to these changes.	jeremybennett	5815d 23h	/or1k/trunk/or1ksim/cpu/dlx/
1576	configure updates	phoenix	6888d 19h	/or1k/trunk/or1ksim/cpu/dlx/
1376	aclocal && autoconf && automake	phoenix	7104d 06h	/or1k/trunk/or1ksim/cpu/dlx/
1249	Downgrading back to automake-1.4	lampret	7489d 18h	/or1k/trunk/or1ksim/cpu/dlx/
997	PRINTF should be used instead of printf; command redirection repaired	markom	8021d 09h	/or1k/trunk/or1ksim/cpu/dlx/
879	Initial version of OpenRISC Custom Unit Compiler added	markom	8071d 01h	/or1k/trunk/or1ksim/cpu/dlx/
538	memory width increased to 32bit; new memory test mem_test added - simple big endian test	markom	8248d 08h	/or1k/trunk/or1ksim/cpu/dlx/
500	Added .cvsignore files for annoying generated files	erez	8254d 07h	/or1k/trunk/or1ksim/cpu/dlx/
393	messages: exception on many places changed to abort	markom	8289d 11h	/or1k/trunk/or1ksim/cpu/dlx/
247	Major update of the enviorment. Now uses autoconf and automake. The simulator uses readline aswell to get input from the user. A number of new files added, some modified. The libc directory is now called support.	jrydberg	8319d 14h	/or1k/trunk/or1ksim/cpu/dlx/
245	Initial revision	cvs	8319d 14h	/or1k/trunk/or1ksim/cpu/dlx/
221	major changes to testbench; debug unit is moved to /debug; memory organization can be customized; UART from simons; overall cleanup	markom	8324d 07h	/or1k/trunk/or1ksim/cpu/dlx/
123	Bugs fixed: - l.rfe temporarly disables exceptions - l.sys does PC -= 4 - breakpoints now supported at peripheria locations - uart0.rt/.tx nonexistent file segment fault Other modifications: - replaced string names to instruction indexes - execute.c executes specified (in ISA table) function - modified ISA table - flag needed for gdb - added or32.c, which supports or32.h - added new instructions l.mac, l.msb, l.maci, l.macrc and their executing functions (opcodes to be revisited) - added header acconfig.h - modified configuration files	markom	8458d 04h	/or1k/trunk/or1ksim/cpu/dlx/
77	Regular update.	lampret	8683d 10h	/or1k/trunk/or1ksim/cpu/dlx/
30	Updated SPRs, exceptions. Added 16450 device.	lampret	8829d 19h	/or1k/trunk/or1ksim/cpu/dlx/
26	Clean up.	lampret	8860d 14h	/or1k/trunk/or1ksim/cpu/dlx/
18	or16 added, or1k renamed to or32.	lampret	8863d 09h	/or1k/trunk/or1ksim/cpu/dlx/
8	Initial revision.	jrydberg	8924d 02h	/or1k/trunk/or1ksim/cpu/dlx/
6	Just a regular update with exception of cache simulation. MMU simulation still under development.	lampret	8924d 20h	/or1k/trunk/or1ksim/cpu/dlx/
3	This commit was generated by cvs2svn to compensate for changes in r2, which included commits to RCS files with non-trunk default branches.	cvs	9050d 14h	/or1k/trunk/or1ksim/cpu/dlx/

Browse

Tools

Subversion Repositories or1k

[/] [or1k/] [trunk/] [or1ksim/] [cpu/] [dlx/] - Rev 1743

Filtering Options