OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [or1ksim/] [cpu/] [or1k/] - Rev 1765

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5732d 15h /or1k/trunk/or1ksim/cpu/or1k/
1756 Changes for Or1kim 0.3.0rc3. A number of bugs fixed and small urgent features added. This is the final RC before 0.3.0. jeremybennett 5746d 21h /or1k/trunk/or1ksim/cpu/or1k/
1751 These are the changes to support Or1ksim 0.3.0rc2. Most significantly they provide GDB RSP support. They also fix 5 outstanding bugs and satisfy one new feature request. jeremybennett 5852d 00h /or1k/trunk/or1ksim/cpu/or1k/
1748 These are all the changes for Or1ksim 0.3.0 release candidate 1. The changes
are explained in the NEWS, README and ChangeLog files. A number of
long-standing bugs are fixed (see the OpenRISC tracker), and the code is
brought up to a consistent standard, following the GNU coding conventions
throughout.

Argument parsing now uses argtable2, and a User Guide has been added.
Documentation throughout has been extended to be compatible with Doxygen,
providing a further level of technical detail on the internals.
jeremybennett 5881d 20h /or1k/trunk/or1ksim/cpu/or1k/
1747 Re-establishing this file cleanly. It is a link with the testbench, which
causes great hassle. It will have to be replaced.
jeremybennett 5917d 19h /or1k/trunk/or1ksim/cpu/or1k/
1746 Bring the testbench SPR defs into line with the main code. This file really ought to go. jeremybennett 5917d 19h /or1k/trunk/or1ksim/cpu/or1k/
1745 These are the changes to allow or1ksim to build as a library as well as a standalone simulator. The concept of a "generic" peripheral is added, which will commuicate with an external model via upcalls. jeremybennett 5917d 20h /or1k/trunk/or1ksim/cpu/or1k/
1744 Changes to bring behavior into line with the current OpenRISC 1000 specification and support GDB 6.8. A couple of small bugs with handling xterms and opening the remote debug channel are also fixed. Header files have been added to sources in Makefile.am files where they are missing, so that "make tags" will include them. Makefile.in files have been regenerated due to these changes. jeremybennett 5918d 19h /or1k/trunk/or1ksim/cpu/or1k/
1743 Changes to bring behavior into line with the current OpenRISC 1000 specification and support GDB 6.8. A couple of small bugs with handling xterms and opening the remote debug channel are also fixed. Header files have been added to sources in Makefile.am files where they are missing, so that "make tags" will include them. Makefile.in files have been regenerated due to these changes. jeremybennett 5918d 19h /or1k/trunk/or1ksim/cpu/or1k/
1720 Warning/spelling/gramer/useless comment removal fixes. nogj 6878d 16h /or1k/trunk/or1ksim/cpu/or1k/
1715 Add the capability to the pic to simulate a level or edge triggered pic. Add
a clear_interrupt() function that the peripherals need to use to signal that
they negated their interrupt line.
nogj 6878d 17h /or1k/trunk/or1ksim/cpu/or1k/
1692 Instead of playing games with the esp when a jump needs to be executed, use
longjmp() to get to the jump handling code.
nogj 6878d 17h /or1k/trunk/or1ksim/cpu/or1k/
1686 Remove the immu_ex_from_insn hack. nogj 6878d 17h /or1k/trunk/or1ksim/cpu/or1k/
1678 Remove the ts_current hack by haveing the temporaries always shipped out before
any instruction that has the posibility to generate an exception
nogj 6878d 18h /or1k/trunk/or1ksim/cpu/or1k/
1656 Pass the instruction operands as part of the op_queue structure. nogj 6878d 18h /or1k/trunk/or1ksim/cpu/or1k/
1652 Avoid division and multiplication as far as possible (they are slow) nogj 6878d 18h /or1k/trunk/or1ksim/cpu/or1k/
1585 added missing exception, fixes segfault with trap exception phoenix 6969d 15h /or1k/trunk/or1ksim/cpu/or1k/
1579 Add missing break; statements nogj 6991d 02h /or1k/trunk/or1ksim/cpu/or1k/
1576 configure updates phoenix 6991d 15h /or1k/trunk/or1ksim/cpu/or1k/
1557 Fix most warnings issued by gcc4 nogj 7015d 05h /or1k/trunk/or1ksim/cpu/or1k/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.