OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [or1ksim/] [cpu/] [or32/] - Rev 494

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
494 trace.h removed; removed absolete trace_fd code - use exe_log instead markom 8239d 11h /or1k/trunk/or1ksim/cpu/or32/
482 profiling uses l.jr instead of obsolete l.jalr markom 8241d 09h /or1k/trunk/or1ksim/cpu/or32/
479 connection with gdb repaired; temp_except_delay removed; lot of except and debug code cleaned; sys 203 causes stall under gdb; non-sim memory area log bug fixed markom 8241d 09h /or1k/trunk/or1ksim/cpu/or32/
464 Some small bugs fixed. simons 8242d 01h /or1k/trunk/or1ksim/cpu/or32/
458 Align, bus error and range exception fixed. simons 8243d 01h /or1k/trunk/or1ksim/cpu/or32/
437 When lsu instruction produce exception registers are preserved. simons 8248d 10h /or1k/trunk/or1ksim/cpu/or32/
431 stepping over breakpoint added markom 8248d 16h /or1k/trunk/or1ksim/cpu/or32/
416 IMMU bugs fixed. simons 8252d 00h /or1k/trunk/or1ksim/cpu/or32/
394 dependency joined with dependstats; history moved to sim section markom 8262d 17h /or1k/trunk/or1ksim/cpu/or32/
393 messages: exception on many places changed to abort markom 8262d 17h /or1k/trunk/or1ksim/cpu/or32/
389 Changed default delay for load and store in superscalar cpu. lampret 8263d 03h /or1k/trunk/or1ksim/cpu/or32/
378 cleanup in testbench; pc divided into ppc and npc markom 8263d 15h /or1k/trunk/or1ksim/cpu/or32/
374 *** empty log message *** simons 8264d 07h /or1k/trunk/or1ksim/cpu/or32/
371 steps toward joining or32.c and opcode/or32.h of or1ksim and gdb; decode.c moved to or32.c markom 8264d 14h /or1k/trunk/or1ksim/cpu/or32/
361 set config command added; config struct has been divided into two structs - config and runtime; -f option allows multiple config scripts markom 8269d 16h /or1k/trunk/or1ksim/cpu/or32/
355 uart VAPI model improved; changes to MC and eth. markom 8270d 12h /or1k/trunk/or1ksim/cpu/or32/
349 Some bugs regarding cache simulation fixed. simons 8274d 04h /or1k/trunk/or1ksim/cpu/or32/
344 added acv test for uart; sim debug now has verbose levels; lot of bugs fixed in uart model markom 8276d 12h /or1k/trunk/or1ksim/cpu/or32/
306 corrected lots of bugs markom 8282d 14h /or1k/trunk/or1ksim/cpu/or32/
303 Fixed reset exception (ESR0) and added some SPRs to executed.log lampret 8283d 03h /or1k/trunk/or1ksim/cpu/or32/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.