OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [or1ksim/] [testbench/] - Rev 466

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
466 EEAR is used for determing ITLB miss and IPF page address. simons 8248d 18h /or1k/trunk/or1ksim/testbench/
465 New tests added. simons 8248d 18h /or1k/trunk/or1ksim/testbench/
462 Exception test. simons 8249d 18h /or1k/trunk/or1ksim/testbench/
461 DTLBMISS and DPF exceptions are fixed in simulator. simons 8249d 18h /or1k/trunk/or1ksim/testbench/
460 excpt test removed except test added. simons 8249d 18h /or1k/trunk/or1ksim/testbench/
459 This is replaced by except test. simons 8249d 18h /or1k/trunk/or1ksim/testbench/
457 Page size set to 8192. simons 8252d 22h /or1k/trunk/or1ksim/testbench/
455 For mc tests ivang 8253d 03h /or1k/trunk/or1ksim/testbench/
454 MC Tests. ivang 8253d 03h /or1k/trunk/or1ksim/testbench/
453 Also performs mc initialization. ivang 8253d 03h /or1k/trunk/or1ksim/testbench/
452 Added mc tests. ivang 8253d 03h /or1k/trunk/or1ksim/testbench/
451 each test should define its own LDFLAGS markom 8253d 04h /or1k/trunk/or1ksim/testbench/
449 MMU test configuration. simons 8254d 07h /or1k/trunk/or1ksim/testbench/
448 Permission test added. simons 8254d 08h /or1k/trunk/or1ksim/testbench/
443 Text and data sections are put in ram. simons 8254d 22h /or1k/trunk/or1ksim/testbench/
441 Two instructions removed from reset wrapper to save space. simons 8255d 02h /or1k/trunk/or1ksim/testbench/
436 Copying from flash to ram only when there is 0xff on address 0. simons 8255d 03h /or1k/trunk/or1ksim/testbench/
432 added missing basic.S file markom 8255d 08h /or1k/trunk/or1ksim/testbench/
427 memory_table status output; some bugs fixed in configuration loading markom 8256d 03h /or1k/trunk/or1ksim/testbench/
424 memory configuration file joined into .cfg file; *mem.cfg are obsolete; read-only and write-only memory is supported; memory logging is not yet supported; update of testbench - only cache test fails, since it writes to RO memory markom 8256d 06h /or1k/trunk/or1ksim/testbench/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.