OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [orp/] - Rev 1141

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1141 WB = 1/2 RISC clock test code enabled. lampret 7886d 20h /or1k/trunk/orp/
1138 Added some information how to run simulations. lampret 7887d 15h /or1k/trunk/orp/
1137 Added RFRAM generic and Altera lpm library. lampret 7887d 15h /or1k/trunk/orp/
1136 Add altera lpm library. lampret 7887d 15h /or1k/trunk/orp/
1135 Added get_gpr support for OR1200_RFRAM_GENERIC lampret 7887d 15h /or1k/trunk/orp/
1134 Changed location of debug test code to 0. lampret 7887d 15h /or1k/trunk/orp/
1133 Adding OR1200_CLMODE_1TO2 test code. lampret 7887d 15h /or1k/trunk/orp/
1125 This test case passes. lampret 7908d 21h /or1k/trunk/orp/
1105 Added WB b3 signals lampret 8007d 08h /or1k/trunk/orp/
1096 An example of SW and RTL regression log because many people asked for. lampret 8018d 17h /or1k/trunk/orp/
1094 sys/time.h might not be available for or1k target lampret 8019d 15h /or1k/trunk/orp/
1093 New UART rx/tx fiel settings (due to or1ksim upgrade) lampret 8019d 15h /or1k/trunk/orp/
1092 Changed from or32-rtems toolchain to or32-uclinux. lampret 8019d 15h /or1k/trunk/orp/
1091 Added mmu test. lampret 8019d 15h /or1k/trunk/orp/
1090 Removed ic_invalidate lampret 8019d 15h /or1k/trunk/orp/
1089 Added dhrystone 2.1 benchmark lampret 8019d 15h /or1k/trunk/orp/
1088 Changed from or32-rtems toolchain to or32-uclinux. lampret 8019d 15h /or1k/trunk/orp/
1087 Changed or32-rtems to or32-uclinux. lampret 8019d 15h /or1k/trunk/orp/
1057 Different memory controller. simons 8089d 20h /or1k/trunk/orp/
1052 Delayed wb_err_o. Disabled wb_ack_o when wb_err_o is asserted. lampret 8090d 14h /or1k/trunk/orp/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.