OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [orp/] [orp_soc/] [rtl/] [verilog/] - Rev 1765

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5569d 11h /or1k/trunk/orp/orp_soc/rtl/verilog/
1268 Merged branch_qmem into main tree. lampret 7370d 01h /or1k/trunk/orp/orp_soc/rtl/verilog/
1193 disabled SRAM_GENERIC and added comment +
corrected 'wb_err' into 'wb_err_o'		 dries 7576d 01h /or1k/trunk/orp/orp_soc/rtl/verilog/
1192 disabled 'bench_defines.v' during synthesis +
added define to specify usage of flash instruction address		 dries 7576d 03h /or1k/trunk/orp/orp_soc/rtl/verilog/
1191 disabled 'bench_defines.v' during synthesis +
added define to specify usage of flash instruction address		 dries 7576d 03h /or1k/trunk/orp/orp_soc/rtl/verilog/
1176 Added comments. damonb 7639d 06h /or1k/trunk/orp/orp_soc/rtl/verilog/
1141 WB = 1/2 RISC clock test code enabled. lampret 7733d 13h /or1k/trunk/orp/orp_soc/rtl/verilog/
1133 Adding OR1200_CLMODE_1TO2 test code. lampret 7734d 09h /or1k/trunk/orp/orp_soc/rtl/verilog/
1052 Delayed wb_err_o. Disabled wb_ack_o when wb_err_o is asserted. lampret 7937d 07h /or1k/trunk/orp/orp_soc/rtl/verilog/
978 Added variable delay for SRAM. lampret 7965d 14h /or1k/trunk/orp/orp_soc/rtl/verilog/
959 Fixed size of generic flash/sram to exactly 2MB lampret 7970d 04h /or1k/trunk/orp/orp_soc/rtl/verilog/
947 rty_i are unused - tied to zero. lampret 7972d 05h /or1k/trunk/orp/orp_soc/rtl/verilog/
946 Added SRAM_GENERIC lampret 7972d 05h /or1k/trunk/orp/orp_soc/rtl/verilog/
945 Changed logic when FLASH_GENERIC_REGISTERED lampret 7972d 05h /or1k/trunk/orp/orp_soc/rtl/verilog/
797 Changed hardcoded address for fake MC to use a define. lampret 8107d 13h /or1k/trunk/orp/orp_soc/rtl/verilog/
796 Removed unused ports wb_clki and wb_rst_i lampret 8107d 13h /or1k/trunk/orp/orp_soc/rtl/verilog/
793 Added synthesis off/on for timescale.v included file. lampret 8107d 18h /or1k/trunk/orp/orp_soc/rtl/verilog/
792 Fixed port names that changed. lampret 8107d 18h /or1k/trunk/orp/orp_soc/rtl/verilog/
789 Added response from memory controller (addr 0x60000000) lampret 8107d 18h /or1k/trunk/orp/orp_soc/rtl/verilog/
760 Fixed defines for running on XSV800 at 10MHz lampret 8115d 12h /or1k/trunk/orp/orp_soc/rtl/verilog/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.