URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [orp/] [orp_soc/] [rtl/] [verilog/] [mem_if/] - Rev 1765

Rev	Log message	Author	Age	Path
1765		root	5665d 12h	/or1k/trunk/orp/orp_soc/rtl/verilog/mem_if/
1268	Merged branch_qmem into main tree.	lampret	7466d 02h	/or1k/trunk/orp/orp_soc/rtl/verilog/mem_if/
1193	disabled SRAM_GENERIC and added comment + corrected 'wb_err' into 'wb_err_o'	dries	7672d 02h	/or1k/trunk/orp/orp_soc/rtl/verilog/mem_if/
1052	Delayed wb_err_o. Disabled wb_ack_o when wb_err_o is asserted.	lampret	8033d 08h	/or1k/trunk/orp/orp_soc/rtl/verilog/mem_if/
978	Added variable delay for SRAM.	lampret	8061d 15h	/or1k/trunk/orp/orp_soc/rtl/verilog/mem_if/
959	Fixed size of generic flash/sram to exactly 2MB	lampret	8066d 05h	/or1k/trunk/orp/orp_soc/rtl/verilog/mem_if/
946	Added SRAM_GENERIC	lampret	8068d 06h	/or1k/trunk/orp/orp_soc/rtl/verilog/mem_if/
945	Changed logic when FLASH_GENERIC_REGISTERED	lampret	8068d 06h	/or1k/trunk/orp/orp_soc/rtl/verilog/mem_if/
746	First import of the "new" XESS XSV environment.	lampret	8211d 18h	/or1k/trunk/orp/orp_soc/rtl/verilog/mem_if/