OpenCores
URL https://opencores.org/ocsvn/or1k_old/or1k_old/trunk

Subversion Repositories or1k_old

[/] [or1k_old/] [tags/] [ECOS_2_0/] - Rev 1228

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1228 Exception prefix configuration changed to match branch_qmem configuration. simons 7506d 19h /or1k_old/tags/ECOS_2_0/
1223 first import dries 7514d 18h /or1k_old/tags/ECOS_2_0/
1222 cfmakeraw is not avaliable on cygwin phoenix 7516d 02h /or1k_old/tags/ECOS_2_0/
1218 segfault when there is no memory context fix phoenix 7540d 03h /or1k_old/tags/ECOS_2_0/
1211 New wb_biu for iwb interface. lampret 7548d 04h /or1k_old/tags/ECOS_2_0/
1208 Added useless signal genpc_stop_refetch. lampret 7548d 04h /or1k_old/tags/ECOS_2_0/
1207 Static exception prefix. lampret 7548d 04h /or1k_old/tags/ECOS_2_0/
1205 fix for gdb_debug config phoenix 7554d 13h /or1k_old/tags/ECOS_2_0/
1204 added additional field into executed log wich besides EA also prints PA (physical address) phoenix 7572d 01h /or1k_old/tags/ECOS_2_0/
1203 value stored in ITLB and DTLB match registers was wrong. fixed. phoenix 7572d 01h /or1k_old/tags/ECOS_2_0/
1202 at exception print insn number to ease debugging phoenix 7572d 01h /or1k_old/tags/ECOS_2_0/
1200 mbist signals updated according to newest convention markom 7596d 20h /or1k_old/tags/ECOS_2_0/
1199 Daniel Wiklund: Removed multiple entries of debug/Makefile in configure danwi 7600d 21h /or1k_old/tags/ECOS_2_0/
1198 make it compile on RH 8,9 phoenix 7626d 12h /or1k_old/tags/ECOS_2_0/
1197 disabled ram-init of ps2 (old) +
changed MAC type into DOS type, so that Xilinx ISE can work with it		 dries 7631d 17h /or1k_old/tags/ECOS_2_0/
1196 removed second debug/Makefile (credits: Daniel Wiklund - danwi@isy.liu.se) dries 7631d 18h /or1k_old/tags/ECOS_2_0/
1195 made the project file a little bit more universal dries 7631d 19h /or1k_old/tags/ECOS_2_0/
1194 correct all the syntax errors dries 7631d 19h /or1k_old/tags/ECOS_2_0/
1193 disabled SRAM_GENERIC and added comment +
corrected 'wb_err' into 'wb_err_o'		 dries 7631d 19h /or1k_old/tags/ECOS_2_0/
1192 disabled 'bench_defines.v' during synthesis +
added define to specify usage of flash instruction address		 dries 7631d 21h /or1k_old/tags/ECOS_2_0/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.