OpenCores
URL https://opencores.org/ocsvn/or1k_old/or1k_old/trunk

Subversion Repositories or1k_old

[/] [or1k_old/] [tags/] [rel-0-3-0-rc3/] [or1ksim/] [cuc/] - Rev 1782

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
1782 root 5514d 14h /or1k_old/tags/rel-0-3-0-rc3/or1ksim/cuc/
1765 root 5625d 06h /or1k_old/tags/rel-0-3-0-rc3/or1ksim/cuc/
1758 This commit was manufactured by cvs2svn to create tag 'rel-0-3-0-rc3'. 5639d 11h /or1k_old/tags/rel-0-3-0-rc3/or1ksim/cuc/
1751 These are the changes to support Or1ksim 0.3.0rc2. Most significantly they provide GDB RSP support. They also fix 5 outstanding bugs and satisfy one new feature request. jeremybennett 5744d 15h /or1k_old/tags/rel-0-3-0-rc3/or1ksim/cuc/
1748 These are all the changes for Or1ksim 0.3.0 release candidate 1. The changes
are explained in the NEWS, README and ChangeLog files. A number of
long-standing bugs are fixed (see the OpenRISC tracker), and the code is
brought up to a consistent standard, following the GNU coding conventions
throughout.

Argument parsing now uses argtable2, and a User Guide has been added.
Documentation throughout has been extended to be compatible with Doxygen,
providing a further level of technical detail on the internals.
jeremybennett 5774d 11h /or1k_old/tags/rel-0-3-0-rc3/or1ksim/cuc/
1745 These are the changes to allow or1ksim to build as a library as well as a standalone simulator. The concept of a "generic" peripheral is added, which will commuicate with an external model via upcalls. jeremybennett 5810d 10h /or1k_old/tags/rel-0-3-0-rc3/or1ksim/cuc/
1744 Changes to bring behavior into line with the current OpenRISC 1000 specification and support GDB 6.8. A couple of small bugs with handling xterms and opening the remote debug channel are also fixed. Header files have been added to sources in Makefile.am files where they are missing, so that "make tags" will include them. Makefile.in files have been regenerated due to these changes. jeremybennett 5811d 10h /or1k_old/tags/rel-0-3-0-rc3/or1ksim/cuc/
1576 configure updates phoenix 6884d 05h /or1k_old/tags/rel-0-3-0-rc3/or1ksim/cuc/
1557 Fix most warnings issued by gcc4 nogj 6907d 20h /or1k_old/tags/rel-0-3-0-rc3/or1ksim/cuc/
1555 * Moved log2_int() from cuc/cuc.c as it is usefull for other things aswell.
* Changed code to use log2_int() instead of log2(), which is also a builtin
library function (fixes compile on gcc4).
* Moved is_power2() from sim-config.c to misc.c.
nogj 6907d 20h /or1k_old/tags/rel-0-3-0-rc3/or1ksim/cuc/
1487 Remove useless *breakpoint argument from the {set,eval}_direct* functions nogj 7012d 20h /or1k_old/tags/rel-0-3-0-rc3/or1ksim/cuc/
1486 * Seporate out the code used for handling the memory peripheral to peripheral/memory.c
* Mostly decouple the memory controller from the internals of the memory handling.
* Rewrite memory handling to be more linear and thus much faster.
* Issue a bus error on read/write with invalid granularity.
nogj 7017d 17h /or1k_old/tags/rel-0-3-0-rc3/or1ksim/cuc/
1484 Use the {set,eval}_direct* functions where they are supposed to be used nogj 7023d 11h /or1k_old/tags/rel-0-3-0-rc3/or1ksim/cuc/
1381 removed phoenix 7085d 02h /or1k_old/tags/rel-0-3-0-rc3/or1ksim/cuc/
1376 aclocal && autoconf && automake phoenix 7099d 16h /or1k_old/tags/rel-0-3-0-rc3/or1ksim/cuc/
1358 Modularise config file parseing. Paving the way for further modularisation. nogj 7106d 07h /or1k_old/tags/rel-0-3-0-rc3/or1ksim/cuc/
1350 Mark a simulated cpu address as such, by introducing the new oraddr_t type nogj 7115d 11h /or1k_old/tags/rel-0-3-0-rc3/or1ksim/cuc/
1308 Gyorgy Jeney: extensive cleanup phoenix 7320d 05h /or1k_old/tags/rel-0-3-0-rc3/or1ksim/cuc/
1249 Downgrading back to automake-1.4 lampret 7485d 05h /or1k_old/tags/rel-0-3-0-rc3/or1ksim/cuc/
1244 Added "cm" command to copy data inside memory.
Make or1ksim work on little endian platforms.
Port to Mac OS X.
Some bugfixes.
Allow JTAG write access to read-only memory regions.
hpanther 7487d 14h /or1k_old/tags/rel-0-3-0-rc3/or1ksim/cuc/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.