OpenCores
URL https://opencores.org/ocsvn/or1k_old/or1k_old/trunk

Subversion Repositories or1k_old

[/] [or1k_old/] [trunk/] - Rev 1598

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1598 Handle ethernet addresses as an address and not as an int nogj 6854d 20h /or1k_old/trunk/
1597 Fix parsing the destination register nogj 6854d 21h /or1k_old/trunk/
1596 Fix handling of eof in the sim cli nogj 6854d 21h /or1k_old/trunk/
1595 Add default immu/dmmu page size nogj 6854d 21h /or1k_old/trunk/
1594 Fix the case of is_power2(0) nogj 6854d 21h /or1k_old/trunk/
1593 Don't kill sim on second ctrl+c if the cli prompt has already been shown nogj 6854d 21h /or1k_old/trunk/
1592 Added additional desc of tick timer, added l.fl1, corrected desc of l.ff1 and corrected encoding of l.maci lampret 6856d 23h /or1k_old/trunk/
1591 Added l.fl1, fixed desc of l.ff1 lampret 6857d 18h /or1k_old/trunk/
1590 Added l.fl1 lampret 6857d 18h /or1k_old/trunk/
1589 Make -d channel be equivalent to -d +channel nogj 6861d 06h /or1k_old/trunk/
1588 Correct INT_MAX->INT32_MAX nogj 6861d 06h /or1k_old/trunk/
1587 Supports two RAM banks by Jacob Bower jcastillo 6864d 20h /or1k_old/trunk/
1586 Charles Qi
Fix memory handling on big endian machines		 nogj 6865d 22h /or1k_old/trunk/
1585 added missing exception, fixes segfault with trap exception phoenix 6871d 15h /or1k_old/trunk/
1584 usability improvments phoenix 6872d 14h /or1k_old/trunk/
1583 First Import jcastillo 6873d 01h /or1k_old/trunk/
1582 Added support for RAMB16 Xilinx4/Spartan3 primitives jcastillo 6873d 01h /or1k_old/trunk/
1581 Added support for rc200 board by Jacob Bower jcastillo 6874d 06h /or1k_old/trunk/
1580 Stephan Bourduas
* Fix starting instruction logger from > 2^31 - 1 instructions
* Fix `run x' command, where x > 2^31.

nog.		 nogj 6881d 07h /or1k_old/trunk/
1579 Add missing break; statements nogj 6893d 02h /or1k_old/trunk/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.