URL https://opencores.org/ocsvn/pci/pci/trunk

Subversion Repositories pci

[/] [pci/] [tags/] [asyst_2/] - Rev 64

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
64	The testcase I just added in previous revision repaired	mihad	7933d 03h	/pci/tags/asyst_2/
63	Added additional testcase and changed rst name in BIST to trst	mihad	7933d 05h	/pci/tags/asyst_2/
62	Added BIST signals for RAMs.	mihad	7935d 22h	/pci/tags/asyst_2/
60	Added support for Virtual Silicon two port RAM. Didn't run regression on it yet!	mihad	7943d 22h	/pci/tags/asyst_2/
59	Added meta flop module for easier meta stable FF identification during synthesis	mihad	7943d 23h	/pci/tags/asyst_2/
58	Removed all logic from asynchronous reset network	mihad	7948d 23h	/pci/tags/asyst_2/
57	Added completion expiration test for WB Slave unit. Changed expiration signalling	mihad	7949d 05h	/pci/tags/asyst_2/
56	Number of state bits define was removed	mihad	7949d 20h	/pci/tags/asyst_2/
55	Changed state machine encoding to true one-hot	mihad	7949d 21h	/pci/tags/asyst_2/
54	Changed Tsetup and Thold for WISHBONE models, due to difficulties encountered during gate level sim	mihad	7982d 22h	/pci/tags/asyst_2/
53	Updated for synthesis purposes. Gate level simulation was failing in some configurations	mihad	7983d 02h	/pci/tags/asyst_2/
52	Oops, never before noticed that OC header is missing	mihad	7983d 06h	/pci/tags/asyst_2/
51	Fixed a bug and provided testcase for it. Target was responding to configuration cycle type 1 transactions.	mihad	7983d 06h	/pci/tags/asyst_2/
50	Got rid of undef directives	mihad	7985d 22h	/pci/tags/asyst_2/
49	Extracted distributed RAM module from wb/pci_tpram.v to its own file, got rid of undef directives	mihad	7985d 22h	/pci/tags/asyst_2/
48	Extracted distributed RAM module from wb/pci_tpram.v to its own file	mihad	7985d 22h	/pci/tags/asyst_2/
47	Known issues repaired	mihad	7986d 04h	/pci/tags/asyst_2/
46	Include statement was enclosed in synosys translate off/on directive - repaired	mihad	7990d 22h	/pci/tags/asyst_2/
45	Added a few testcases. Repaired wrong reset value for PCI_AM5 register. Repaired Parity Error Detected bit setting. Changed PCI_AM0 to always enabled(regardles of PCI_AM0 define), if image 0 is used as configuration image	mihad	7992d 04h	/pci/tags/asyst_2/
44	Added for testing of Configuration Cycles Type 1	mihad	7992d 04h	/pci/tags/asyst_2/

1 2 Next >

Show All

Browse

Tools

Subversion Repositories pci

[/] [pci/] [tags/] [asyst_2/] - Rev 64

Filtering Options