URL https://opencores.org/ocsvn/pci/pci/trunk

Subversion Repositories pci

[/] [pci/] [tags/] [asyst_2/] [rtl/] - Rev 132

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
132	Compact PCI Hot Swap support added. New testcases added. Specification updated. Test application changed to support WB B3 cycles.	mihad	7506d 20h	/pci/tags/asyst_2/rtl/
131	Moved top.v to bench directory. Removed unneeded meta_flop, modified files list files accordingly.	mihad	7510d 19h	/pci/tags/asyst_2/rtl/
130	The wbs B3 to B2 translation logic had wrong reset wire connected!	mihad	7515d 19h	/pci/tags/asyst_2/rtl/
128	Some warning cleanup.	simons	7516d 22h	/pci/tags/asyst_2/rtl/
126	ifdef - endif statements put in separate lines for flint compatibility.	simons	7524d 15h	/pci/tags/asyst_2/rtl/
124	Added missing signals to 2 sensitivity lists. Everything works the same as before.	tadejm	7562d 21h	/pci/tags/asyst_2/rtl/
122	mbist signals updated according to newest convention	markom	7569d 22h	/pci/tags/asyst_2/rtl/
117	WB Master is now WISHBONE B3 compatible.	tadejm	7626d 10h	/pci/tags/asyst_2/rtl/
116	Corrected bug when writing to FIFO (now it is registered).	tadejm	7626d 10h	/pci/tags/asyst_2/rtl/
115	Added signals for WB Master B3.	tadejm	7626d 10h	/pci/tags/asyst_2/rtl/
113	ifdefs moved to thier own lines, this confuses some of the tools.	simons	7633d 13h	/pci/tags/asyst_2/rtl/
111	synchronizer_flop replaced with pci_synchronizer_flop, artisan ram instance updated.	simons	7633d 18h	/pci/tags/asyst_2/rtl/
110	Module that converts slave WISHBONE B3 accesses to WISHBONE B2 accesses with CAB.	mihad	7635d 17h	/pci/tags/asyst_2/rtl/
108	Added 'three_left_out' to pci_pciw_fifo signaling three locations before full. Added comparison between current registered cbe and next unregistered cbe to signal wb_master whether it is allowed to performe burst or not. Due to this, I needed 'three_left_out' so that writing to pci_pciw_fifo can be registered, otherwise timing problems would occure.	tadejm	7639d 14h	/pci/tags/asyst_2/rtl/
106	Added limited WISHBONE B3 support for WISHBONE Slave Unit. Doesn't support full speed bursts yet.	mihad	7644d 13h	/pci/tags/asyst_2/rtl/
104	Found and simulated the problem in the synchronization logic. Repaired the synchronization logic in the FIFOs.	mihad	7649d 23h	/pci/tags/asyst_2/rtl/
94	Changed one critical PCI bus signal logic.	mihad	7696d 21h	/pci/tags/asyst_2/rtl/
88	Added the reset value parameter to the synchronizer flop module. Added resets to all synchronizer flop instances. Repaired initial sync value in fifos.	mihad	7774d 18h	/pci/tags/asyst_2/rtl/
86	Entered the option to disable no response counter in wb master.	mihad	7786d 16h	/pci/tags/asyst_2/rtl/
83	Cleaned up the code. No functional changes.	mihad	7815d 13h	/pci/tags/asyst_2/rtl/

1 2 Next >

Show All

Browse

Tools

Subversion Repositories pci

[/] [pci/] [tags/] [asyst_2/] [rtl/] - Rev 132

Filtering Options