OpenCores
URL https://opencores.org/ocsvn/pci/pci/trunk

Subversion Repositories pci

[/] [pci/] [tags/] [asyst_2/] [rtl/] [verilog/] - Rev 132

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
132 Compact PCI Hot Swap support added.
New testcases added.
Specification updated.
Test application changed to support WB B3 cycles.		 mihad 7490d 23h /pci/tags/asyst_2/rtl/verilog/
131 Moved top.v to bench directory. Removed unneeded meta_flop,
modified files list files accordingly.		 mihad 7494d 22h /pci/tags/asyst_2/rtl/verilog/
130 The wbs B3 to B2 translation logic had wrong reset wire connected! mihad 7499d 22h /pci/tags/asyst_2/rtl/verilog/
128 Some warning cleanup. simons 7501d 01h /pci/tags/asyst_2/rtl/verilog/
126 ifdef - endif statements put in separate lines for flint compatibility. simons 7508d 18h /pci/tags/asyst_2/rtl/verilog/
124 Added missing signals to 2 sensitivity lists. Everything works the same as before. tadejm 7547d 01h /pci/tags/asyst_2/rtl/verilog/
122 mbist signals updated according to newest convention markom 7554d 01h /pci/tags/asyst_2/rtl/verilog/
117 WB Master is now WISHBONE B3 compatible. tadejm 7610d 13h /pci/tags/asyst_2/rtl/verilog/
116 Corrected bug when writing to FIFO (now it is registered). tadejm 7610d 13h /pci/tags/asyst_2/rtl/verilog/
115 Added signals for WB Master B3. tadejm 7610d 13h /pci/tags/asyst_2/rtl/verilog/
113 ifdefs moved to thier own lines, this confuses some of the tools. simons 7617d 16h /pci/tags/asyst_2/rtl/verilog/
111 synchronizer_flop replaced with pci_synchronizer_flop, artisan ram instance updated. simons 7617d 21h /pci/tags/asyst_2/rtl/verilog/
110 Module that converts slave WISHBONE B3 accesses to
WISHBONE B2 accesses with CAB.		 mihad 7619d 20h /pci/tags/asyst_2/rtl/verilog/
108 Added 'three_left_out' to pci_pciw_fifo signaling three locations before full. Added comparison between current registered cbe and next unregistered cbe to signal wb_master whether it is allowed to performe burst or not. Due to this, I needed 'three_left_out' so that writing to pci_pciw_fifo can be registered, otherwise timing problems would occure. tadejm 7623d 17h /pci/tags/asyst_2/rtl/verilog/
106 Added limited WISHBONE B3 support for WISHBONE Slave Unit.
Doesn't support full speed bursts yet.		 mihad 7628d 16h /pci/tags/asyst_2/rtl/verilog/
104 Found and simulated the problem in the synchronization logic.
Repaired the synchronization logic in the FIFOs.		 mihad 7634d 02h /pci/tags/asyst_2/rtl/verilog/
94 Changed one critical PCI bus signal logic. mihad 7681d 00h /pci/tags/asyst_2/rtl/verilog/
88 Added the reset value parameter to the synchronizer flop module.
Added resets to all synchronizer flop instances.
Repaired initial sync value in fifos.		 mihad 7758d 21h /pci/tags/asyst_2/rtl/verilog/
86 Entered the option to disable no response counter in wb master. mihad 7770d 19h /pci/tags/asyst_2/rtl/verilog/
83 Cleaned up the code. No functional changes. mihad 7799d 16h /pci/tags/asyst_2/rtl/verilog/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.