OpenCores
URL https://opencores.org/ocsvn/pci/pci/trunk

Subversion Repositories pci

[/] [pci/] [tags/] [asyst_3/] - Rev 76

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
76 TRDY output delay was 10 instead of 11. Repaired. mihad 7824d 04h /pci/tags/asyst_3/
75 Include statement moved out of off/on pragma as reported by Uwe. mihad 7827d 05h /pci/tags/asyst_3/
73 Bug fixes, testcases added. mihad 7827d 05h /pci/tags/asyst_3/
72 *** empty log message *** mihad 7874d 09h /pci/tags/asyst_3/
71 Changed the code a bit to make it more readable.
Functionality not changed in any way.
More robust synchronization in fifos is still pending.		 mihad 7882d 01h /pci/tags/asyst_3/
69 Changed BIST signal names etc.. mihad 7919d 08h /pci/tags/asyst_3/
68 Changed wrong signal name scanb_sen into scanb_en. tadejm 7922d 18h /pci/tags/asyst_3/
67 Changed BIST signals for RAMs. tadejm 7922d 23h /pci/tags/asyst_3/
66 Changed empty status generation in pciw_fifo_control.v mihad 7926d 09h /pci/tags/asyst_3/
65 Cleaned up non-blocking assignments in combinatinal logic statements mihad 7929d 07h /pci/tags/asyst_3/
64 The testcase I just added in previous revision repaired mihad 7929d 09h /pci/tags/asyst_3/
63 Added additional testcase and changed rst name in BIST to trst mihad 7929d 11h /pci/tags/asyst_3/
62 Added BIST signals for RAMs. mihad 7932d 04h /pci/tags/asyst_3/
60 Added support for Virtual Silicon two port RAM. Didn't run regression on it yet! mihad 7940d 04h /pci/tags/asyst_3/
59 Added meta flop module for easier meta stable FF identification during synthesis mihad 7940d 05h /pci/tags/asyst_3/
58 Removed all logic from asynchronous reset network mihad 7945d 06h /pci/tags/asyst_3/
57 Added completion expiration test for WB Slave unit. Changed expiration signalling mihad 7945d 12h /pci/tags/asyst_3/
56 Number of state bits define was removed mihad 7946d 02h /pci/tags/asyst_3/
55 Changed state machine encoding to true one-hot mihad 7946d 03h /pci/tags/asyst_3/
54 Changed Tsetup and Thold for WISHBONE models, due to difficulties encountered during gate level sim mihad 7979d 05h /pci/tags/asyst_3/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.