OpenCores
URL https://opencores.org/ocsvn/pci/pci/trunk

Subversion Repositories pci

[/] [pci/] [tags/] [rel_1/] - Rev 54

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
54 Changed Tsetup and Thold for WISHBONE models, due to difficulties encountered during gate level sim mihad 7976d 19h /pci/tags/rel_1/
53 Updated for synthesis purposes. Gate level simulation was failing in some configurations mihad 7976d 23h /pci/tags/rel_1/
52 Oops, never before noticed that OC header is missing mihad 7977d 03h /pci/tags/rel_1/
51 Fixed a bug and provided testcase for it. Target was responding to configuration cycle type 1 transactions. mihad 7977d 03h /pci/tags/rel_1/
50 Got rid of undef directives mihad 7979d 19h /pci/tags/rel_1/
49 Extracted distributed RAM module from wb/pci_tpram.v to its own file, got rid of undef directives mihad 7979d 19h /pci/tags/rel_1/
48 Extracted distributed RAM module from wb/pci_tpram.v to its own file mihad 7979d 19h /pci/tags/rel_1/
47 Known issues repaired mihad 7980d 01h /pci/tags/rel_1/
46 Include statement was enclosed in synosys translate off/on directive - repaired mihad 7984d 19h /pci/tags/rel_1/
45 Added a few testcases. Repaired wrong reset value for PCI_AM5 register. Repaired Parity Error Detected bit setting. Changed PCI_AM0 to always enabled(regardles of PCI_AM0 define), if image 0 is used as configuration image mihad 7986d 01h /pci/tags/rel_1/
44 Added for testing of Configuration Cycles Type 1 mihad 7986d 02h /pci/tags/rel_1/
43 Removed - Interrupt acknowledge cycle now accepted by pci_behaviorial_device mihad 7986d 02h /pci/tags/rel_1/
42 Removed out of date files mihad 7998d 02h /pci/tags/rel_1/
40 From these Wrod files PDF were created - added future improvements tadej 8076d 17h /pci/tags/rel_1/
39 File not needed tadej 8076d 17h /pci/tags/rel_1/
38 This file is not needed tadej 8076d 20h /pci/tags/rel_1/
37 These files are not needed any more tadej 8076d 20h /pci/tags/rel_1/
36 *** empty log message *** tadej 8076d 21h /pci/tags/rel_1/
35 Files updated with missing includes, resolved some race conditions in test bench mihad 8131d 05h /pci/tags/rel_1/
34 Added missing include statements mihad 8146d 03h /pci/tags/rel_1/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.