OpenCores
URL https://opencores.org/ocsvn/pci/pci/trunk

Subversion Repositories pci

[/] [pci/] [tags/] [rel_10/] - Rev 72

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
72 *** empty log message *** mihad 7872d 07h /pci/tags/rel_10/
71 Changed the code a bit to make it more readable.
Functionality not changed in any way.
More robust synchronization in fifos is still pending.
mihad 7879d 22h /pci/tags/rel_10/
69 Changed BIST signal names etc.. mihad 7917d 06h /pci/tags/rel_10/
68 Changed wrong signal name scanb_sen into scanb_en. tadejm 7920d 15h /pci/tags/rel_10/
67 Changed BIST signals for RAMs. tadejm 7920d 20h /pci/tags/rel_10/
66 Changed empty status generation in pciw_fifo_control.v mihad 7924d 07h /pci/tags/rel_10/
65 Cleaned up non-blocking assignments in combinatinal logic statements mihad 7927d 05h /pci/tags/rel_10/
64 The testcase I just added in previous revision repaired mihad 7927d 07h /pci/tags/rel_10/
63 Added additional testcase and changed rst name in BIST to trst mihad 7927d 09h /pci/tags/rel_10/
62 Added BIST signals for RAMs. mihad 7930d 02h /pci/tags/rel_10/
60 Added support for Virtual Silicon two port RAM. Didn't run regression on it yet! mihad 7938d 02h /pci/tags/rel_10/
59 Added meta flop module for easier meta stable FF identification during synthesis mihad 7938d 03h /pci/tags/rel_10/
58 Removed all logic from asynchronous reset network mihad 7943d 03h /pci/tags/rel_10/
57 Added completion expiration test for WB Slave unit. Changed expiration signalling mihad 7943d 09h /pci/tags/rel_10/
56 Number of state bits define was removed mihad 7944d 00h /pci/tags/rel_10/
55 Changed state machine encoding to true one-hot mihad 7944d 01h /pci/tags/rel_10/
54 Changed Tsetup and Thold for WISHBONE models, due to difficulties encountered during gate level sim mihad 7977d 02h /pci/tags/rel_10/
53 Updated for synthesis purposes. Gate level simulation was failing in some configurations mihad 7977d 06h /pci/tags/rel_10/
52 Oops, never before noticed that OC header is missing mihad 7977d 10h /pci/tags/rel_10/
51 Fixed a bug and provided testcase for it. Target was responding to configuration cycle type 1 transactions. mihad 7977d 10h /pci/tags/rel_10/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.