OpenCores
URL https://opencores.org/ocsvn/pci/pci/trunk

Subversion Repositories pci

[/] [pci/] [tags/] [rel_10/] [bench/] - Rev 119

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
119 Added support for WB B3. Some testcases were updated. tadejm 7644d 23h /pci/tags/rel_10/bench/
107 Added status when checking disconnect with or without data. Before it was only retry, now there is stop and retry. tadejm 7658d 03h /pci/tags/rel_10/bench/
106 Added limited WISHBONE B3 support for WISHBONE Slave Unit.
Doesn't support full speed bursts yet.
mihad 7663d 01h /pci/tags/rel_10/bench/
104 Found and simulated the problem in the synchronization logic.
Repaired the synchronization logic in the FIFOs.
mihad 7668d 11h /pci/tags/rel_10/bench/
92 Update! mihad 7715d 17h /pci/tags/rel_10/bench/
89 Burst 2 error fixed. mihad 7787d 07h /pci/tags/rel_10/bench/
87 Updated acording to RTL changes. mihad 7805d 04h /pci/tags/rel_10/bench/
81 Updated synchronization in top level fifo modules. mihad 7847d 22h /pci/tags/rel_10/bench/
73 Bug fixes, testcases added. mihad 7857d 03h /pci/tags/rel_10/bench/
69 Changed BIST signal names etc.. mihad 7949d 06h /pci/tags/rel_10/bench/
66 Changed empty status generation in pciw_fifo_control.v mihad 7956d 07h /pci/tags/rel_10/bench/
64 The testcase I just added in previous revision repaired mihad 7959d 07h /pci/tags/rel_10/bench/
63 Added additional testcase and changed rst name in BIST to trst mihad 7959d 09h /pci/tags/rel_10/bench/
62 Added BIST signals for RAMs. mihad 7962d 02h /pci/tags/rel_10/bench/
57 Added completion expiration test for WB Slave unit. Changed expiration signalling mihad 7975d 10h /pci/tags/rel_10/bench/
54 Changed Tsetup and Thold for WISHBONE models, due to difficulties encountered during gate level sim mihad 8009d 03h /pci/tags/rel_10/bench/
52 Oops, never before noticed that OC header is missing mihad 8009d 10h /pci/tags/rel_10/bench/
51 Fixed a bug and provided testcase for it. Target was responding to configuration cycle type 1 transactions. mihad 8009d 10h /pci/tags/rel_10/bench/
45 Added a few testcases. Repaired wrong reset value for PCI_AM5 register. Repaired Parity Error Detected bit setting. Changed PCI_AM0 to always enabled(regardles of PCI_AM0 define), if image 0 is used as configuration image mihad 8018d 08h /pci/tags/rel_10/bench/
44 Added for testing of Configuration Cycles Type 1 mihad 8018d 09h /pci/tags/rel_10/bench/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.