OpenCores
URL https://opencores.org/ocsvn/pci/pci/trunk

Subversion Repositories pci

[/] [pci/] [tags/] [rel_10/] [bench/] [verilog/] - Rev 154

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
154 New directory structure. root 5568d 15h /pci/tags/rel_10/bench/verilog/
125 This commit was manufactured by cvs2svn to create tag 'rel_10'. 7532d 13h /pci/tags/rel_10/bench/verilog/
122 mbist signals updated according to newest convention markom 7539d 14h /pci/tags/rel_10/bench/verilog/
119 Added support for WB B3. Some testcases were updated. tadejm 7596d 02h /pci/tags/rel_10/bench/verilog/
107 Added status when checking disconnect with or without data. Before it was only retry, now there is stop and retry. tadejm 7609d 07h /pci/tags/rel_10/bench/verilog/
106 Added limited WISHBONE B3 support for WISHBONE Slave Unit.
Doesn't support full speed bursts yet.		 mihad 7614d 05h /pci/tags/rel_10/bench/verilog/
104 Found and simulated the problem in the synchronization logic.
Repaired the synchronization logic in the FIFOs.		 mihad 7619d 15h /pci/tags/rel_10/bench/verilog/
92 Update! mihad 7666d 21h /pci/tags/rel_10/bench/verilog/
89 Burst 2 error fixed. mihad 7738d 11h /pci/tags/rel_10/bench/verilog/
87 Updated acording to RTL changes. mihad 7756d 08h /pci/tags/rel_10/bench/verilog/
81 Updated synchronization in top level fifo modules. mihad 7799d 01h /pci/tags/rel_10/bench/verilog/
73 Bug fixes, testcases added. mihad 7808d 07h /pci/tags/rel_10/bench/verilog/
69 Changed BIST signal names etc.. mihad 7900d 10h /pci/tags/rel_10/bench/verilog/
66 Changed empty status generation in pciw_fifo_control.v mihad 7907d 11h /pci/tags/rel_10/bench/verilog/
64 The testcase I just added in previous revision repaired mihad 7910d 11h /pci/tags/rel_10/bench/verilog/
63 Added additional testcase and changed rst name in BIST to trst mihad 7910d 13h /pci/tags/rel_10/bench/verilog/
62 Added BIST signals for RAMs. mihad 7913d 06h /pci/tags/rel_10/bench/verilog/
57 Added completion expiration test for WB Slave unit. Changed expiration signalling mihad 7926d 13h /pci/tags/rel_10/bench/verilog/
54 Changed Tsetup and Thold for WISHBONE models, due to difficulties encountered during gate level sim mihad 7960d 06h /pci/tags/rel_10/bench/verilog/
52 Oops, never before noticed that OC header is missing mihad 7960d 14h /pci/tags/rel_10/bench/verilog/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.