URL https://opencores.org/ocsvn/pci/pci/trunk

Subversion Repositories pci

[/] [pci/] [tags/] [rel_10/] [rtl/] - Rev 104

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
104	Found and simulated the problem in the synchronization logic. Repaired the synchronization logic in the FIFOs.	mihad	7636d 19h	/pci/tags/rel_10/rtl/
94	Changed one critical PCI bus signal logic.	mihad	7683d 17h	/pci/tags/rel_10/rtl/
88	Added the reset value parameter to the synchronizer flop module. Added resets to all synchronizer flop instances. Repaired initial sync value in fifos.	mihad	7761d 14h	/pci/tags/rel_10/rtl/
86	Entered the option to disable no response counter in wb master.	mihad	7773d 12h	/pci/tags/rel_10/rtl/
83	Cleaned up the code. No functional changes.	mihad	7802d 09h	/pci/tags/rel_10/rtl/
81	Updated synchronization in top level fifo modules.	mihad	7816d 05h	/pci/tags/rel_10/rtl/
79	Updated.	mihad	7819d 10h	/pci/tags/rel_10/rtl/
78	Old files with wrong names removed.	mihad	7819d 10h	/pci/tags/rel_10/rtl/
77	Changed module and file names. Updated scripts accordingly. FIFO synchronizations changed.	mihad	7819d 10h	/pci/tags/rel_10/rtl/
73	Bug fixes, testcases added.	mihad	7825d 11h	/pci/tags/rel_10/rtl/
72	* empty log message *	mihad	7872d 15h	/pci/tags/rel_10/rtl/
71	Changed the code a bit to make it more readable. Functionality not changed in any way. More robust synchronization in fifos is still pending.	mihad	7880d 07h	/pci/tags/rel_10/rtl/
69	Changed BIST signal names etc..	mihad	7917d 14h	/pci/tags/rel_10/rtl/
68	Changed wrong signal name scanb_sen into scanb_en.	tadejm	7921d 00h	/pci/tags/rel_10/rtl/
67	Changed BIST signals for RAMs.	tadejm	7921d 04h	/pci/tags/rel_10/rtl/
66	Changed empty status generation in pciw_fifo_control.v	mihad	7924d 15h	/pci/tags/rel_10/rtl/
65	Cleaned up non-blocking assignments in combinatinal logic statements	mihad	7927d 13h	/pci/tags/rel_10/rtl/
63	Added additional testcase and changed rst name in BIST to trst	mihad	7927d 17h	/pci/tags/rel_10/rtl/
62	Added BIST signals for RAMs.	mihad	7930d 10h	/pci/tags/rel_10/rtl/
60	Added support for Virtual Silicon two port RAM. Didn't run regression on it yet!	mihad	7938d 10h	/pci/tags/rel_10/rtl/

1 2 Next >

Show All

Browse

Tools

Subversion Repositories pci

[/] [pci/] [tags/] [rel_10/] [rtl/] - Rev 104

Filtering Options