OpenCores
URL https://opencores.org/ocsvn/pci/pci/trunk

Subversion Repositories pci

[/] [pci/] [tags/] [rel_10/] [rtl/] - Rev 60

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
60 Added support for Virtual Silicon two port RAM. Didn't run regression on it yet! mihad 7942d 19h /pci/tags/rel_10/rtl/
59 Added meta flop module for easier meta stable FF identification during synthesis mihad 7942d 21h /pci/tags/rel_10/rtl/
58 Removed all logic from asynchronous reset network mihad 7947d 21h /pci/tags/rel_10/rtl/
57 Added completion expiration test for WB Slave unit. Changed expiration signalling mihad 7948d 03h /pci/tags/rel_10/rtl/
56 Number of state bits define was removed mihad 7948d 18h /pci/tags/rel_10/rtl/
55 Changed state machine encoding to true one-hot mihad 7948d 18h /pci/tags/rel_10/rtl/
53 Updated for synthesis purposes. Gate level simulation was failing in some configurations mihad 7981d 23h /pci/tags/rel_10/rtl/
51 Fixed a bug and provided testcase for it. Target was responding to configuration cycle type 1 transactions. mihad 7982d 04h /pci/tags/rel_10/rtl/
50 Got rid of undef directives mihad 7984d 20h /pci/tags/rel_10/rtl/
49 Extracted distributed RAM module from wb/pci_tpram.v to its own file, got rid of undef directives mihad 7984d 20h /pci/tags/rel_10/rtl/
48 Extracted distributed RAM module from wb/pci_tpram.v to its own file mihad 7984d 20h /pci/tags/rel_10/rtl/
47 Known issues repaired mihad 7985d 02h /pci/tags/rel_10/rtl/
46 Include statement was enclosed in synosys translate off/on directive - repaired mihad 7989d 20h /pci/tags/rel_10/rtl/
45 Added a few testcases. Repaired wrong reset value for PCI_AM5 register. Repaired Parity Error Detected bit setting. Changed PCI_AM0 to always enabled(regardles of PCI_AM0 define), if image 0 is used as configuration image mihad 7991d 02h /pci/tags/rel_10/rtl/
35 Files updated with missing includes, resolved some race conditions in test bench mihad 8136d 05h /pci/tags/rel_10/rtl/
33 Added some testcases, removed un-needed fifo signals mihad 8152d 01h /pci/tags/rel_10/rtl/
32 Added include statement that was missing and causing errors mihad 8159d 22h /pci/tags/rel_10/rtl/
26 Modified testbench and fixed some bugs mihad 8165d 20h /pci/tags/rel_10/rtl/
23 *** empty log message *** mihad 8183d 21h /pci/tags/rel_10/rtl/
21 Repaired a few bugs, updated specification, added test bench files and design document mihad 8183d 21h /pci/tags/rel_10/rtl/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.