OpenCores
URL https://opencores.org/ocsvn/pci/pci/trunk

Subversion Repositories pci

[/] [pci/] [tags/] [rel_10/] [rtl/] - Rev 86

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
86 Entered the option to disable no response counter in wb master. mihad 7773d 07h /pci/tags/rel_10/rtl/
83 Cleaned up the code. No functional changes. mihad 7802d 04h /pci/tags/rel_10/rtl/
81 Updated synchronization in top level fifo modules. mihad 7816d 00h /pci/tags/rel_10/rtl/
79 Updated. mihad 7819d 05h /pci/tags/rel_10/rtl/
78 Old files with wrong names removed. mihad 7819d 05h /pci/tags/rel_10/rtl/
77 Changed module and file names. Updated scripts accordingly. FIFO synchronizations changed. mihad 7819d 05h /pci/tags/rel_10/rtl/
73 Bug fixes, testcases added. mihad 7825d 06h /pci/tags/rel_10/rtl/
72 *** empty log message *** mihad 7872d 10h /pci/tags/rel_10/rtl/
71 Changed the code a bit to make it more readable.
Functionality not changed in any way.
More robust synchronization in fifos is still pending.
mihad 7880d 02h /pci/tags/rel_10/rtl/
69 Changed BIST signal names etc.. mihad 7917d 09h /pci/tags/rel_10/rtl/
68 Changed wrong signal name scanb_sen into scanb_en. tadejm 7920d 18h /pci/tags/rel_10/rtl/
67 Changed BIST signals for RAMs. tadejm 7920d 23h /pci/tags/rel_10/rtl/
66 Changed empty status generation in pciw_fifo_control.v mihad 7924d 10h /pci/tags/rel_10/rtl/
65 Cleaned up non-blocking assignments in combinatinal logic statements mihad 7927d 08h /pci/tags/rel_10/rtl/
63 Added additional testcase and changed rst name in BIST to trst mihad 7927d 12h /pci/tags/rel_10/rtl/
62 Added BIST signals for RAMs. mihad 7930d 05h /pci/tags/rel_10/rtl/
60 Added support for Virtual Silicon two port RAM. Didn't run regression on it yet! mihad 7938d 05h /pci/tags/rel_10/rtl/
59 Added meta flop module for easier meta stable FF identification during synthesis mihad 7938d 06h /pci/tags/rel_10/rtl/
58 Removed all logic from asynchronous reset network mihad 7943d 06h /pci/tags/rel_10/rtl/
57 Added completion expiration test for WB Slave unit. Changed expiration signalling mihad 7943d 12h /pci/tags/rel_10/rtl/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.