URL https://opencores.org/ocsvn/pci/pci/trunk

Subversion Repositories pci

[/] [pci/] [tags/] [rel_10/] [rtl/] [verilog/] - Rev 115

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
115	Added signals for WB Master B3.	tadejm	7617d 00h	/pci/tags/rel_10/rtl/verilog/
113	ifdefs moved to thier own lines, this confuses some of the tools.	simons	7624d 02h	/pci/tags/rel_10/rtl/verilog/
111	synchronizer_flop replaced with pci_synchronizer_flop, artisan ram instance updated.	simons	7624d 07h	/pci/tags/rel_10/rtl/verilog/
110	Module that converts slave WISHBONE B3 accesses to WISHBONE B2 accesses with CAB.	mihad	7626d 06h	/pci/tags/rel_10/rtl/verilog/
108	Added 'three_left_out' to pci_pciw_fifo signaling three locations before full. Added comparison between current registered cbe and next unregistered cbe to signal wb_master whether it is allowed to performe burst or not. Due to this, I needed 'three_left_out' so that writing to pci_pciw_fifo can be registered, otherwise timing problems would occure.	tadejm	7630d 04h	/pci/tags/rel_10/rtl/verilog/
106	Added limited WISHBONE B3 support for WISHBONE Slave Unit. Doesn't support full speed bursts yet.	mihad	7635d 02h	/pci/tags/rel_10/rtl/verilog/
104	Found and simulated the problem in the synchronization logic. Repaired the synchronization logic in the FIFOs.	mihad	7640d 12h	/pci/tags/rel_10/rtl/verilog/
94	Changed one critical PCI bus signal logic.	mihad	7687d 10h	/pci/tags/rel_10/rtl/verilog/
88	Added the reset value parameter to the synchronizer flop module. Added resets to all synchronizer flop instances. Repaired initial sync value in fifos.	mihad	7765d 07h	/pci/tags/rel_10/rtl/verilog/
86	Entered the option to disable no response counter in wb master.	mihad	7777d 05h	/pci/tags/rel_10/rtl/verilog/
83	Cleaned up the code. No functional changes.	mihad	7806d 02h	/pci/tags/rel_10/rtl/verilog/
81	Updated synchronization in top level fifo modules.	mihad	7819d 22h	/pci/tags/rel_10/rtl/verilog/
79	Updated.	mihad	7823d 03h	/pci/tags/rel_10/rtl/verilog/
78	Old files with wrong names removed.	mihad	7823d 04h	/pci/tags/rel_10/rtl/verilog/
77	Changed module and file names. Updated scripts accordingly. FIFO synchronizations changed.	mihad	7823d 04h	/pci/tags/rel_10/rtl/verilog/
73	Bug fixes, testcases added.	mihad	7829d 04h	/pci/tags/rel_10/rtl/verilog/
72	* empty log message *	mihad	7876d 08h	/pci/tags/rel_10/rtl/verilog/
71	Changed the code a bit to make it more readable. Functionality not changed in any way. More robust synchronization in fifos is still pending.	mihad	7884d 00h	/pci/tags/rel_10/rtl/verilog/
69	Changed BIST signal names etc..	mihad	7921d 07h	/pci/tags/rel_10/rtl/verilog/
68	Changed wrong signal name scanb_sen into scanb_en.	tadejm	7924d 17h	/pci/tags/rel_10/rtl/verilog/

1 2 Next >

Show All

Browse

Tools

Subversion Repositories pci

[/] [pci/] [tags/] [rel_10/] [rtl/] [verilog/] - Rev 115

Filtering Options