OpenCores
URL https://opencores.org/ocsvn/pci/pci/trunk

Subversion Repositories pci

[/] [pci/] [tags/] [rel_11/] [bench/] - Rev 122

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
122 mbist signals updated according to newest convention markom 7548d 13h /pci/tags/rel_11/bench/
119 Added support for WB B3. Some testcases were updated. tadejm 7605d 01h /pci/tags/rel_11/bench/
107 Added status when checking disconnect with or without data. Before it was only retry, now there is stop and retry. tadejm 7618d 05h /pci/tags/rel_11/bench/
106 Added limited WISHBONE B3 support for WISHBONE Slave Unit.
Doesn't support full speed bursts yet.
mihad 7623d 04h /pci/tags/rel_11/bench/
104 Found and simulated the problem in the synchronization logic.
Repaired the synchronization logic in the FIFOs.
mihad 7628d 13h /pci/tags/rel_11/bench/
92 Update! mihad 7675d 19h /pci/tags/rel_11/bench/
89 Burst 2 error fixed. mihad 7747d 09h /pci/tags/rel_11/bench/
87 Updated acording to RTL changes. mihad 7765d 06h /pci/tags/rel_11/bench/
81 Updated synchronization in top level fifo modules. mihad 7808d 00h /pci/tags/rel_11/bench/
73 Bug fixes, testcases added. mihad 7817d 06h /pci/tags/rel_11/bench/
69 Changed BIST signal names etc.. mihad 7909d 09h /pci/tags/rel_11/bench/
66 Changed empty status generation in pciw_fifo_control.v mihad 7916d 09h /pci/tags/rel_11/bench/
64 The testcase I just added in previous revision repaired mihad 7919d 10h /pci/tags/rel_11/bench/
63 Added additional testcase and changed rst name in BIST to trst mihad 7919d 12h /pci/tags/rel_11/bench/
62 Added BIST signals for RAMs. mihad 7922d 04h /pci/tags/rel_11/bench/
57 Added completion expiration test for WB Slave unit. Changed expiration signalling mihad 7935d 12h /pci/tags/rel_11/bench/
54 Changed Tsetup and Thold for WISHBONE models, due to difficulties encountered during gate level sim mihad 7969d 05h /pci/tags/rel_11/bench/
52 Oops, never before noticed that OC header is missing mihad 7969d 12h /pci/tags/rel_11/bench/
51 Fixed a bug and provided testcase for it. Target was responding to configuration cycle type 1 transactions. mihad 7969d 13h /pci/tags/rel_11/bench/
45 Added a few testcases. Repaired wrong reset value for PCI_AM5 register. Repaired Parity Error Detected bit setting. Changed PCI_AM0 to always enabled(regardles of PCI_AM0 define), if image 0 is used as configuration image mihad 7978d 11h /pci/tags/rel_11/bench/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.