OpenCores
URL https://opencores.org/ocsvn/pci/pci/trunk

Subversion Repositories pci

[/] [pci/] [tags/] [rel_11/] [rtl/] - Rev 116

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
116 Corrected bug when writing to FIFO (now it is registered). tadejm 7605d 02h /pci/tags/rel_11/rtl/
115 Added signals for WB Master B3. tadejm 7605d 02h /pci/tags/rel_11/rtl/
113 ifdefs moved to thier own lines, this confuses some of the tools. simons 7612d 05h /pci/tags/rel_11/rtl/
111 synchronizer_flop replaced with pci_synchronizer_flop, artisan ram instance updated. simons 7612d 10h /pci/tags/rel_11/rtl/
110 Module that converts slave WISHBONE B3 accesses to
WISHBONE B2 accesses with CAB.
mihad 7614d 09h /pci/tags/rel_11/rtl/
108 Added 'three_left_out' to pci_pciw_fifo signaling three locations before full. Added comparison between current registered cbe and next unregistered cbe to signal wb_master whether it is allowed to performe burst or not. Due to this, I needed 'three_left_out' so that writing to pci_pciw_fifo can be registered, otherwise timing problems would occure. tadejm 7618d 06h /pci/tags/rel_11/rtl/
106 Added limited WISHBONE B3 support for WISHBONE Slave Unit.
Doesn't support full speed bursts yet.
mihad 7623d 05h /pci/tags/rel_11/rtl/
104 Found and simulated the problem in the synchronization logic.
Repaired the synchronization logic in the FIFOs.
mihad 7628d 14h /pci/tags/rel_11/rtl/
94 Changed one critical PCI bus signal logic. mihad 7675d 13h /pci/tags/rel_11/rtl/
88 Added the reset value parameter to the synchronizer flop module.
Added resets to all synchronizer flop instances.
Repaired initial sync value in fifos.
mihad 7753d 09h /pci/tags/rel_11/rtl/
86 Entered the option to disable no response counter in wb master. mihad 7765d 07h /pci/tags/rel_11/rtl/
83 Cleaned up the code. No functional changes. mihad 7794d 04h /pci/tags/rel_11/rtl/
81 Updated synchronization in top level fifo modules. mihad 7808d 01h /pci/tags/rel_11/rtl/
79 Updated. mihad 7811d 06h /pci/tags/rel_11/rtl/
78 Old files with wrong names removed. mihad 7811d 06h /pci/tags/rel_11/rtl/
77 Changed module and file names. Updated scripts accordingly. FIFO synchronizations changed. mihad 7811d 06h /pci/tags/rel_11/rtl/
73 Bug fixes, testcases added. mihad 7817d 07h /pci/tags/rel_11/rtl/
72 *** empty log message *** mihad 7864d 10h /pci/tags/rel_11/rtl/
71 Changed the code a bit to make it more readable.
Functionality not changed in any way.
More robust synchronization in fifos is still pending.
mihad 7872d 02h /pci/tags/rel_11/rtl/
69 Changed BIST signal names etc.. mihad 7909d 10h /pci/tags/rel_11/rtl/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.