OpenCores
URL https://opencores.org/ocsvn/pci/pci/trunk

Subversion Repositories pci

[/] [pci/] [tags/] [rel_12/] - Rev 54

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
54 Changed Tsetup and Thold for WISHBONE models, due to difficulties encountered during gate level sim mihad 7990d 23h /pci/tags/rel_12/
53 Updated for synthesis purposes. Gate level simulation was failing in some configurations mihad 7991d 02h /pci/tags/rel_12/
52 Oops, never before noticed that OC header is missing mihad 7991d 07h /pci/tags/rel_12/
51 Fixed a bug and provided testcase for it. Target was responding to configuration cycle type 1 transactions. mihad 7991d 07h /pci/tags/rel_12/
50 Got rid of undef directives mihad 7993d 23h /pci/tags/rel_12/
49 Extracted distributed RAM module from wb/pci_tpram.v to its own file, got rid of undef directives mihad 7993d 23h /pci/tags/rel_12/
48 Extracted distributed RAM module from wb/pci_tpram.v to its own file mihad 7993d 23h /pci/tags/rel_12/
47 Known issues repaired mihad 7994d 05h /pci/tags/rel_12/
46 Include statement was enclosed in synosys translate off/on directive - repaired mihad 7998d 23h /pci/tags/rel_12/
45 Added a few testcases. Repaired wrong reset value for PCI_AM5 register. Repaired Parity Error Detected bit setting. Changed PCI_AM0 to always enabled(regardles of PCI_AM0 define), if image 0 is used as configuration image mihad 8000d 05h /pci/tags/rel_12/
44 Added for testing of Configuration Cycles Type 1 mihad 8000d 05h /pci/tags/rel_12/
43 Removed - Interrupt acknowledge cycle now accepted by pci_behaviorial_device mihad 8000d 05h /pci/tags/rel_12/
42 Removed out of date files mihad 8012d 06h /pci/tags/rel_12/
40 From these Wrod files PDF were created - added future improvements tadej 8090d 21h /pci/tags/rel_12/
39 File not needed tadej 8090d 21h /pci/tags/rel_12/
38 This file is not needed tadej 8091d 00h /pci/tags/rel_12/
37 These files are not needed any more tadej 8091d 00h /pci/tags/rel_12/
36 *** empty log message *** tadej 8091d 01h /pci/tags/rel_12/
35 Files updated with missing includes, resolved some race conditions in test bench mihad 8145d 08h /pci/tags/rel_12/
34 Added missing include statements mihad 8160d 07h /pci/tags/rel_12/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.