URL https://opencores.org/ocsvn/pci/pci/trunk

Subversion Repositories pci

[/] [pci/] [tags/] [rel_12/] - Rev 75

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
75	Include statement moved out of off/on pragma as reported by Uwe.	mihad	7826d 06h	/pci/tags/rel_12/
73	Bug fixes, testcases added.	mihad	7826d 07h	/pci/tags/rel_12/
72	* empty log message *	mihad	7873d 10h	/pci/tags/rel_12/
71	Changed the code a bit to make it more readable. Functionality not changed in any way. More robust synchronization in fifos is still pending.	mihad	7881d 02h	/pci/tags/rel_12/
69	Changed BIST signal names etc..	mihad	7918d 10h	/pci/tags/rel_12/
68	Changed wrong signal name scanb_sen into scanb_en.	tadejm	7921d 19h	/pci/tags/rel_12/
67	Changed BIST signals for RAMs.	tadejm	7922d 00h	/pci/tags/rel_12/
66	Changed empty status generation in pciw_fifo_control.v	mihad	7925d 10h	/pci/tags/rel_12/
65	Cleaned up non-blocking assignments in combinatinal logic statements	mihad	7928d 09h	/pci/tags/rel_12/
64	The testcase I just added in previous revision repaired	mihad	7928d 11h	/pci/tags/rel_12/
63	Added additional testcase and changed rst name in BIST to trst	mihad	7928d 13h	/pci/tags/rel_12/
62	Added BIST signals for RAMs.	mihad	7931d 06h	/pci/tags/rel_12/
60	Added support for Virtual Silicon two port RAM. Didn't run regression on it yet!	mihad	7939d 05h	/pci/tags/rel_12/
59	Added meta flop module for easier meta stable FF identification during synthesis	mihad	7939d 07h	/pci/tags/rel_12/
58	Removed all logic from asynchronous reset network	mihad	7944d 07h	/pci/tags/rel_12/
57	Added completion expiration test for WB Slave unit. Changed expiration signalling	mihad	7944d 13h	/pci/tags/rel_12/
56	Number of state bits define was removed	mihad	7945d 04h	/pci/tags/rel_12/
55	Changed state machine encoding to true one-hot	mihad	7945d 04h	/pci/tags/rel_12/
54	Changed Tsetup and Thold for WISHBONE models, due to difficulties encountered during gate level sim	mihad	7978d 06h	/pci/tags/rel_12/
53	Updated for synthesis purposes. Gate level simulation was failing in some configurations	mihad	7978d 09h	/pci/tags/rel_12/

1 2 Next >

Show All

Browse

Tools

Subversion Repositories pci

[/] [pci/] [tags/] [rel_12/] - Rev 75

Filtering Options