URL https://opencores.org/ocsvn/pci/pci/trunk

Subversion Repositories pci

[/] [pci/] [tags/] [rel_12/] [bench/] - Rev 107

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
107	Added status when checking disconnect with or without data. Before it was only retry, now there is stop and retry.	tadejm	7617d 16h	/pci/tags/rel_12/bench/
106	Added limited WISHBONE B3 support for WISHBONE Slave Unit. Doesn't support full speed bursts yet.	mihad	7622d 14h	/pci/tags/rel_12/bench/
104	Found and simulated the problem in the synchronization logic. Repaired the synchronization logic in the FIFOs.	mihad	7628d 00h	/pci/tags/rel_12/bench/
92	Update!	mihad	7675d 06h	/pci/tags/rel_12/bench/
89	Burst 2 error fixed.	mihad	7746d 20h	/pci/tags/rel_12/bench/
87	Updated acording to RTL changes.	mihad	7764d 17h	/pci/tags/rel_12/bench/
81	Updated synchronization in top level fifo modules.	mihad	7807d 10h	/pci/tags/rel_12/bench/
73	Bug fixes, testcases added.	mihad	7816d 16h	/pci/tags/rel_12/bench/
69	Changed BIST signal names etc..	mihad	7908d 19h	/pci/tags/rel_12/bench/
66	Changed empty status generation in pciw_fifo_control.v	mihad	7915d 20h	/pci/tags/rel_12/bench/
64	The testcase I just added in previous revision repaired	mihad	7918d 20h	/pci/tags/rel_12/bench/
63	Added additional testcase and changed rst name in BIST to trst	mihad	7918d 22h	/pci/tags/rel_12/bench/
62	Added BIST signals for RAMs.	mihad	7921d 15h	/pci/tags/rel_12/bench/
57	Added completion expiration test for WB Slave unit. Changed expiration signalling	mihad	7934d 22h	/pci/tags/rel_12/bench/
54	Changed Tsetup and Thold for WISHBONE models, due to difficulties encountered during gate level sim	mihad	7968d 15h	/pci/tags/rel_12/bench/
52	Oops, never before noticed that OC header is missing	mihad	7968d 23h	/pci/tags/rel_12/bench/
51	Fixed a bug and provided testcase for it. Target was responding to configuration cycle type 1 transactions.	mihad	7968d 23h	/pci/tags/rel_12/bench/
45	Added a few testcases. Repaired wrong reset value for PCI_AM5 register. Repaired Parity Error Detected bit setting. Changed PCI_AM0 to always enabled(regardles of PCI_AM0 define), if image 0 is used as configuration image	mihad	7977d 21h	/pci/tags/rel_12/bench/
44	Added for testing of Configuration Cycles Type 1	mihad	7977d 22h	/pci/tags/rel_12/bench/
43	Removed - Interrupt acknowledge cycle now accepted by pci_behaviorial_device	mihad	7977d 22h	/pci/tags/rel_12/bench/

1 2 Next >

Show All

Browse

Tools

Subversion Repositories pci

[/] [pci/] [tags/] [rel_12/] [bench/] - Rev 107

Filtering Options