URL https://opencores.org/ocsvn/pci/pci/trunk

Subversion Repositories pci

[/] [pci/] [tags/] [rel_12/] [rtl/] - Rev 104

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
104	Found and simulated the problem in the synchronization logic. Repaired the synchronization logic in the FIFOs.	mihad	7628d 04h	/pci/tags/rel_12/rtl/
94	Changed one critical PCI bus signal logic.	mihad	7675d 02h	/pci/tags/rel_12/rtl/
88	Added the reset value parameter to the synchronizer flop module. Added resets to all synchronizer flop instances. Repaired initial sync value in fifos.	mihad	7752d 23h	/pci/tags/rel_12/rtl/
86	Entered the option to disable no response counter in wb master.	mihad	7764d 21h	/pci/tags/rel_12/rtl/
83	Cleaned up the code. No functional changes.	mihad	7793d 18h	/pci/tags/rel_12/rtl/
81	Updated synchronization in top level fifo modules.	mihad	7807d 14h	/pci/tags/rel_12/rtl/
79	Updated.	mihad	7810d 19h	/pci/tags/rel_12/rtl/
78	Old files with wrong names removed.	mihad	7810d 19h	/pci/tags/rel_12/rtl/
77	Changed module and file names. Updated scripts accordingly. FIFO synchronizations changed.	mihad	7810d 19h	/pci/tags/rel_12/rtl/
73	Bug fixes, testcases added.	mihad	7816d 20h	/pci/tags/rel_12/rtl/
72	* empty log message *	mihad	7864d 00h	/pci/tags/rel_12/rtl/
71	Changed the code a bit to make it more readable. Functionality not changed in any way. More robust synchronization in fifos is still pending.	mihad	7871d 16h	/pci/tags/rel_12/rtl/
69	Changed BIST signal names etc..	mihad	7908d 23h	/pci/tags/rel_12/rtl/
68	Changed wrong signal name scanb_sen into scanb_en.	tadejm	7912d 09h	/pci/tags/rel_12/rtl/
67	Changed BIST signals for RAMs.	tadejm	7912d 13h	/pci/tags/rel_12/rtl/
66	Changed empty status generation in pciw_fifo_control.v	mihad	7916d 00h	/pci/tags/rel_12/rtl/
65	Cleaned up non-blocking assignments in combinatinal logic statements	mihad	7918d 22h	/pci/tags/rel_12/rtl/
63	Added additional testcase and changed rst name in BIST to trst	mihad	7919d 02h	/pci/tags/rel_12/rtl/
62	Added BIST signals for RAMs.	mihad	7921d 19h	/pci/tags/rel_12/rtl/
60	Added support for Virtual Silicon two port RAM. Didn't run regression on it yet!	mihad	7929d 19h	/pci/tags/rel_12/rtl/

1 2 Next >

Show All

Browse

Tools

Subversion Repositories pci

[/] [pci/] [tags/] [rel_12/] [rtl/] - Rev 104

Filtering Options