OpenCores
URL https://opencores.org/ocsvn/pci/pci/trunk

Subversion Repositories pci

[/] [pci/] [tags/] [rel_12/] [rtl/] - Rev 104

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
104 Found and simulated the problem in the synchronization logic.
Repaired the synchronization logic in the FIFOs.
mihad 7637d 15h /pci/tags/rel_12/rtl/
94 Changed one critical PCI bus signal logic. mihad 7684d 13h /pci/tags/rel_12/rtl/
88 Added the reset value parameter to the synchronizer flop module.
Added resets to all synchronizer flop instances.
Repaired initial sync value in fifos.
mihad 7762d 10h /pci/tags/rel_12/rtl/
86 Entered the option to disable no response counter in wb master. mihad 7774d 08h /pci/tags/rel_12/rtl/
83 Cleaned up the code. No functional changes. mihad 7803d 05h /pci/tags/rel_12/rtl/
81 Updated synchronization in top level fifo modules. mihad 7817d 02h /pci/tags/rel_12/rtl/
79 Updated. mihad 7820d 06h /pci/tags/rel_12/rtl/
78 Old files with wrong names removed. mihad 7820d 07h /pci/tags/rel_12/rtl/
77 Changed module and file names. Updated scripts accordingly. FIFO synchronizations changed. mihad 7820d 07h /pci/tags/rel_12/rtl/
73 Bug fixes, testcases added. mihad 7826d 07h /pci/tags/rel_12/rtl/
72 *** empty log message *** mihad 7873d 11h /pci/tags/rel_12/rtl/
71 Changed the code a bit to make it more readable.
Functionality not changed in any way.
More robust synchronization in fifos is still pending.
mihad 7881d 03h /pci/tags/rel_12/rtl/
69 Changed BIST signal names etc.. mihad 7918d 11h /pci/tags/rel_12/rtl/
68 Changed wrong signal name scanb_sen into scanb_en. tadejm 7921d 20h /pci/tags/rel_12/rtl/
67 Changed BIST signals for RAMs. tadejm 7922d 01h /pci/tags/rel_12/rtl/
66 Changed empty status generation in pciw_fifo_control.v mihad 7925d 11h /pci/tags/rel_12/rtl/
65 Cleaned up non-blocking assignments in combinatinal logic statements mihad 7928d 09h /pci/tags/rel_12/rtl/
63 Added additional testcase and changed rst name in BIST to trst mihad 7928d 13h /pci/tags/rel_12/rtl/
62 Added BIST signals for RAMs. mihad 7931d 06h /pci/tags/rel_12/rtl/
60 Added support for Virtual Silicon two port RAM. Didn't run regression on it yet! mihad 7939d 06h /pci/tags/rel_12/rtl/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.