OpenCores
URL https://opencores.org/ocsvn/pci/pci/trunk

Subversion Repositories pci

[/] [pci/] [tags/] [rel_12/] [sim/] - Rev 118

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
118 Some minor changes due to changes in core. tadejm 7605d 19h /pci/tags/rel_12/sim/
109 There was missing path to hdl.var file. tadejm 7619d 00h /pci/tags/rel_12/sim/
106 Added limited WISHBONE B3 support for WISHBONE Slave Unit.
Doesn't support full speed bursts yet.
mihad 7623d 22h /pci/tags/rel_12/sim/
104 Found and simulated the problem in the synchronization logic.
Repaired the synchronization logic in the FIFOs.
mihad 7629d 08h /pci/tags/rel_12/sim/
95 Removed this file, because it was too large - long download time. mihad 7676d 06h /pci/tags/rel_12/sim/
92 Update! mihad 7676d 14h /pci/tags/rel_12/sim/
81 Updated synchronization in top level fifo modules. mihad 7808d 18h /pci/tags/rel_12/sim/
77 Changed module and file names. Updated scripts accordingly. FIFO synchronizations changed. mihad 7811d 23h /pci/tags/rel_12/sim/
73 Bug fixes, testcases added. mihad 7818d 00h /pci/tags/rel_12/sim/
72 *** empty log message *** mihad 7865d 04h /pci/tags/rel_12/sim/
63 Added additional testcase and changed rst name in BIST to trst mihad 7920d 06h /pci/tags/rel_12/sim/
62 Added BIST signals for RAMs. mihad 7922d 23h /pci/tags/rel_12/sim/
60 Added support for Virtual Silicon two port RAM. Didn't run regression on it yet! mihad 7930d 23h /pci/tags/rel_12/sim/
59 Added meta flop module for easier meta stable FF identification during synthesis mihad 7931d 00h /pci/tags/rel_12/sim/
51 Fixed a bug and provided testcase for it. Target was responding to configuration cycle type 1 transactions. mihad 7970d 07h /pci/tags/rel_12/sim/
49 Extracted distributed RAM module from wb/pci_tpram.v to its own file, got rid of undef directives mihad 7972d 23h /pci/tags/rel_12/sim/
45 Added a few testcases. Repaired wrong reset value for PCI_AM5 register. Repaired Parity Error Detected bit setting. Changed PCI_AM0 to always enabled(regardles of PCI_AM0 define), if image 0 is used as configuration image mihad 7979d 05h /pci/tags/rel_12/sim/
42 Removed out of date files mihad 7991d 06h /pci/tags/rel_12/sim/
30 Example of PCI testbench log file mihad 8151d 04h /pci/tags/rel_12/sim/
27 Modified testbench and fixed some bugs mihad 8153d 23h /pci/tags/rel_12/sim/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.