OpenCores
URL https://opencores.org/ocsvn/pci/pci/trunk

Subversion Repositories pci

[/] [pci/] [tags/] [rel_12/] [sim/] [rtl_sim/] [run/] - Rev 106

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
106 Added limited WISHBONE B3 support for WISHBONE Slave Unit.
Doesn't support full speed bursts yet.		 mihad 7635d 06h /pci/tags/rel_12/sim/rtl_sim/run/
104 Found and simulated the problem in the synchronization logic.
Repaired the synchronization logic in the FIFOs.		 mihad 7640d 16h /pci/tags/rel_12/sim/rtl_sim/run/
92 Update! mihad 7687d 22h /pci/tags/rel_12/sim/rtl_sim/run/
81 Updated synchronization in top level fifo modules. mihad 7820d 02h /pci/tags/rel_12/sim/rtl_sim/run/
73 Bug fixes, testcases added. mihad 7829d 08h /pci/tags/rel_12/sim/rtl_sim/run/
72 *** empty log message *** mihad 7876d 12h /pci/tags/rel_12/sim/rtl_sim/run/
63 Added additional testcase and changed rst name in BIST to trst mihad 7931d 14h /pci/tags/rel_12/sim/rtl_sim/run/
60 Added support for Virtual Silicon two port RAM. Didn't run regression on it yet! mihad 7942d 07h /pci/tags/rel_12/sim/rtl_sim/run/
51 Fixed a bug and provided testcase for it. Target was responding to configuration cycle type 1 transactions. mihad 7981d 15h /pci/tags/rel_12/sim/rtl_sim/run/
45 Added a few testcases. Repaired wrong reset value for PCI_AM5 register. Repaired Parity Error Detected bit setting. Changed PCI_AM0 to always enabled(regardles of PCI_AM0 define), if image 0 is used as configuration image mihad 7990d 13h /pci/tags/rel_12/sim/rtl_sim/run/
42 Removed out of date files mihad 8002d 14h /pci/tags/rel_12/sim/rtl_sim/run/
26 Modified testbench and fixed some bugs mihad 8165d 08h /pci/tags/rel_12/sim/rtl_sim/run/
22 Added short description for simulation running mihad 8183d 08h /pci/tags/rel_12/sim/rtl_sim/run/
17 *** empty log message *** mihad 8183d 10h /pci/tags/rel_12/sim/rtl_sim/run/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.