OpenCores
URL https://opencores.org/ocsvn/pci/pci/trunk

Subversion Repositories pci

[/] [pci/] [tags/] [rel_3/] [bench/] - Rev 63

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
63 Added additional testcase and changed rst name in BIST to trst mihad 7942d 15h /pci/tags/rel_3/bench/
62 Added BIST signals for RAMs. mihad 7945d 08h /pci/tags/rel_3/bench/
57 Added completion expiration test for WB Slave unit. Changed expiration signalling mihad 7958d 15h /pci/tags/rel_3/bench/
54 Changed Tsetup and Thold for WISHBONE models, due to difficulties encountered during gate level sim mihad 7992d 08h /pci/tags/rel_3/bench/
52 Oops, never before noticed that OC header is missing mihad 7992d 16h /pci/tags/rel_3/bench/
51 Fixed a bug and provided testcase for it. Target was responding to configuration cycle type 1 transactions. mihad 7992d 16h /pci/tags/rel_3/bench/
45 Added a few testcases. Repaired wrong reset value for PCI_AM5 register. Repaired Parity Error Detected bit setting. Changed PCI_AM0 to always enabled(regardles of PCI_AM0 define), if image 0 is used as configuration image mihad 8001d 14h /pci/tags/rel_3/bench/
44 Added for testing of Configuration Cycles Type 1 mihad 8001d 14h /pci/tags/rel_3/bench/
43 Removed - Interrupt acknowledge cycle now accepted by pci_behaviorial_device mihad 8001d 14h /pci/tags/rel_3/bench/
35 Files updated with missing includes, resolved some race conditions in test bench mihad 8146d 17h /pci/tags/rel_3/bench/
34 Added missing include statements mihad 8161d 16h /pci/tags/rel_3/bench/
33 Added some testcases, removed un-needed fifo signals mihad 8162d 13h /pci/tags/rel_3/bench/
26 Modified testbench and fixed some bugs mihad 8176d 08h /pci/tags/rel_3/bench/
19 *** empty log message *** mihad 8194d 10h /pci/tags/rel_3/bench/
15 Initial testbench import. Still under development mihad 8194d 11h /pci/tags/rel_3/bench/
3 New project directory structure mihad 8316d 09h /pci/tags/rel_3/bench/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.