URL https://opencores.org/ocsvn/pci/pci/trunk

Subversion Repositories pci

[/] [pci/] [tags/] [rel_3/] [rtl/] [verilog/] - Rev 57

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
57	Added completion expiration test for WB Slave unit. Changed expiration signalling	mihad	7945d 18h	/pci/tags/rel_3/rtl/verilog/
56	Number of state bits define was removed	mihad	7946d 08h	/pci/tags/rel_3/rtl/verilog/
55	Changed state machine encoding to true one-hot	mihad	7946d 09h	/pci/tags/rel_3/rtl/verilog/
53	Updated for synthesis purposes. Gate level simulation was failing in some configurations	mihad	7979d 14h	/pci/tags/rel_3/rtl/verilog/
51	Fixed a bug and provided testcase for it. Target was responding to configuration cycle type 1 transactions.	mihad	7979d 18h	/pci/tags/rel_3/rtl/verilog/
50	Got rid of undef directives	mihad	7982d 11h	/pci/tags/rel_3/rtl/verilog/
49	Extracted distributed RAM module from wb/pci_tpram.v to its own file, got rid of undef directives	mihad	7982d 11h	/pci/tags/rel_3/rtl/verilog/
48	Extracted distributed RAM module from wb/pci_tpram.v to its own file	mihad	7982d 11h	/pci/tags/rel_3/rtl/verilog/
47	Known issues repaired	mihad	7982d 16h	/pci/tags/rel_3/rtl/verilog/
46	Include statement was enclosed in synosys translate off/on directive - repaired	mihad	7987d 11h	/pci/tags/rel_3/rtl/verilog/
45	Added a few testcases. Repaired wrong reset value for PCI_AM5 register. Repaired Parity Error Detected bit setting. Changed PCI_AM0 to always enabled(regardles of PCI_AM0 define), if image 0 is used as configuration image	mihad	7988d 16h	/pci/tags/rel_3/rtl/verilog/
35	Files updated with missing includes, resolved some race conditions in test bench	mihad	8133d 20h	/pci/tags/rel_3/rtl/verilog/
33	Added some testcases, removed un-needed fifo signals	mihad	8149d 16h	/pci/tags/rel_3/rtl/verilog/
32	Added include statement that was missing and causing errors	mihad	8157d 12h	/pci/tags/rel_3/rtl/verilog/
26	Modified testbench and fixed some bugs	mihad	8163d 11h	/pci/tags/rel_3/rtl/verilog/
23	* empty log message *	mihad	8181d 11h	/pci/tags/rel_3/rtl/verilog/
21	Repaired a few bugs, updated specification, added test bench files and design document	mihad	8181d 12h	/pci/tags/rel_3/rtl/verilog/
19	* empty log message *	mihad	8181d 12h	/pci/tags/rel_3/rtl/verilog/
18	* empty log message *	mihad	8181d 13h	/pci/tags/rel_3/rtl/verilog/
7	Updated all files with inclusion of timescale file for simulation purposes.	mihad	8300d 19h	/pci/tags/rel_3/rtl/verilog/

1 2 Next >

Show All

Browse

Tools

Subversion Repositories pci

[/] [pci/] [tags/] [rel_3/] [rtl/] [verilog/] - Rev 57

Filtering Options